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ABSTRACT 
Part I 
The physical phenomena which will ultimately limit the packing 
density of planar bipolar and Mas integrated circuits are examined. 
The maximum packing density is obtained by minimizing the supply voltage 
and the size of the devices. The minimum size of a bipolar transistor 
is determined by junction breakdown, punch-through and doping fluctua-
tions. The minimum size of a Mas transistor is determined by gate 
oxide breakdown and drain-source punch-through. The packing density of 
fully active bipolar or static non-complementary Mas circuits becomes 
limited by power dissipation. The packing density of circuits which 
are not fully active such as read-only memories, becomes limited by the 
area occupied by the devices, and the frequency is limited by the circuit 
time constants and by metal migration. The packing density of fully 
active dynamic or complementary Mas circuits is limited by the ar.ea 
occupied by the devices, and the frequency is limited by power dissi-
pation and metal migration. It is concluded that read-only memories will 
reach approximately the same performance and packing density with MOS and 
bipolar technologies, while fully active circuits will reach the highest 
levels of integration with dynamic Mas or complementary MOS technologies. 
Part II 
Because the Schottky diode is a one-carrier device, it has both 
advantages and disadvantages with respect to the junction diode which is 
a two-carrier device. The advantage is that there are practically no 
excess minority carriers which must be swept out before the diode blocks 
v 
current in the reverse direction, i.e. a much faster recovery time. The 
disadvantage of the Schottky diode is that for a high voltage device it 
is not possible to use conductivity modulation as in the p i n diode; 
since charge carriers are of one sign, no charge cancellation can occur 
and current becomes space charge limited. The Schottky diode design is 
developed in Section 2 and the characteristics of an optimally designed 
silicon Schottky diode are summarized in Fig. 9. Design criteria and 
quantitative comparison of junction and Schottky diodes is given in 
Table 1 and Fig. 10. Although somewhat approximate, the treatment allows 
a systematic quantitative comparison of the devices for any given appli-
cation. 
Part III 
We interpret measurements of permittivity of perovskite strontium 
titanate as a function of orientation, temperature, electric field and 
frequency performed by Dr. Richard Neville. The free energy of the 
crystal is calculated as a function of polarization. The Curie-Weiss 
law and the IST relation are verified. A generalized IST relation is 
used to calculate the permittivity of strontium titanate from zero to 
optic frequencies. Two active optic modes are important. The lower 
frequency mode is attributed mainly to motion of the strontium ions with 
respect to the rest of the lattice, while the higher frequency active 
mode is attributed to motion of the titanium ions with respect tc the 
oxygen lattice. An anomalous resonance which multi-domain strontium 
titanate crystals exhibit below 65°K is described and a plausible 
mechanism which explains the phenomenon is presented. 
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PART I 
FUNDAMENTAL LIMITATIONS IN MICROELECTRONICS 
' 
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FUNDAMENTAL LIMITATIONS IN MICROELECTRONICS 
Development of the planar technology in the late 1950's made 
integrated circuits possible. The number of devices per chip has 
doubled every year since the first planar transistors were manufactured 
* in 1958, as shown in Fig. 1 Although the chip area has increased by 
a factor of ~OM in the last decade, the exponential growth in the num-
ber of devices per chip has largely been due to the steady decrease in 
size of individual devices. In spite of the increasing circuit com-
plexity, the yields have remained approximately unchanged due to 
improvements in the technology. Although it is expected that this 
trend will continue in the near future, planar technology will soon 
reach rather fundamental limitations and the number of devices per unit 
area must level off. 
The minimum size of present day devices is determined primarily 
by the tolerances in alignment of successive masks. Even with present 
day techniques, tolerances are improving steadily. As electron beam 
pattern generation becomes more generally available, mask alignment to 
a much higher precision may be envisioned. With these significant 
developments approaching, it is important to identify clearly the 
fundamental limitations which will ultimately limit circuit miniaturi-
zation. 
The purpose of this study is to identify the physical phenomena 
which will ultimately limit the packing density of planar bipolar and 
G. E. Moore, private communication 
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Fig. 1 History of integrated cir-
cuit complexity. Line corresponds 
to a two-fold increase in the num-
ber of components per chip per year. 
This figure is due to Gordon E. 
Moore. 
/ 
-4-
MOS (metal-oxide-semiconductor) integrated circuits. It must be 
stressed that we consider only planar transistor circuits as we know 
them today, i.e., with silicon substrate and silicon dioxide dielec-
trics. The fundamental limitations we determine can be approached as 
tolerances and yields improve. 
The limit we shall determine for fully dynamic MOS circuits is 
presented in Fig. 1. The uncertainty in chip size contributes to the 
uncertainty indicated in the figure. Notice that the maximum nwnber 
of transistors per chip is approximately three orders of magnitude 
larger than present day circuits. At the current rate of growth such a 
limit would be reached within a decade. 
For both MOS and bipolar integrated circuits the maximum number 
of devices per unit area is determined either by the power dissipation 
density or by the area occupied by transistors, interconnections ~ and 
passive devices. For a given frequency of operation, reduction of the 
supply voltage and/or the circuit capacitances permits a reduction of 
power dissipation and interconnection area per transistor. Reducing 
the size of the devices not only reduces the area occupied by these 
devices, but also reduces the circuit capacitances. In addition, lower 
voltage devices can be made smaller. Thus to maximize the circuit 
packing density it is necessary to minimize the supply voltage and the 
size of the individual devices. 
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1. Limitations of the Planar MOS Technology 
1.1 Principal Limitations 
To maximize the packing density of MOS integrated circuits it 
is necessary to minimize the supply voltage and the size of the indi-
vidual devices. 
The supply voltage has a lower bound which is determined by 
reproducibility of the gate turn on voltage, by the minimum oxide 
thickness which can be reliably manufactured and by noise margin con-
siderations. 
The area occupied by a present day MOS transistor can be 
reduced by decreasing its channel width and length. The channel 
length reduction has a limit, however, since when the drain and source 
depletion regions overlap, punch-through occurs. Further miniat uriza-
tion is possible if the depletion widths are reduced by reducing the 
circuit supply voltage and increasing the substrate doping concentra-
tion. As the substrate doping concentration is increased the gate 
oxide electric field required to invert the substrate also increases. 
Thus the maximum allowable oxide field sets an upper limit to the sub-
strate doping concentration. This concentration together with the 
junction built in voltage determines the minimum depletion region 
thickness of an operable device, which in turn determines the minimum 
device size. 
Other size limitations are considered in detail although it is 
shown that they are not as stringent as the oxide field limitation 
mentioned above. These limitations include drain-substrate breakdown, 
-6-
drain "corner" breakdown, and substrate doping fluctuations. 
It will be shown that for static non-complementary circuits 
the maximum number of circuit ftmctions per chip is determined by 
power dissipation, except for circuits such as read only memories in 
which a small fraction of the devices dissipate most of the power. The 
maximum packing density of fully dynamic or complementary MOS ci~cuits 
is determined by the area occupied by transistors and interconnections. 
Since a positive voltage is normally applied to the gate of an 
n-channel device, the silicon-silicon dioxide interface charge Q , 
SS 
which is positive, does not have a tendency to increase with time(l) . 
.As a result the flat band voltage of an n-channel MOS FET is inherently 
* more stable than that of a p-channel device • This is an important 
advantage in view of the high oxide fields and low threshold voltages 
of minimum size devices. 
We will now consider the ultimate limitations of planar MOS 
transistors. More stringent limitations encotmtered in actual circuits 
are examined in the following section. The substrate doping concentra-
tion has an upper limit of"' 2 • l019 cm-3 determined by field emission 
in the drain and source jtmctions. At higher doping concentrations the 
jtmction characteristic approaches that of a ttmnel diode and isolation 
between the substrate and the drain and source regions is lost. Oxide 
"breakdown" limits the substrate doping concentration to 
"' 1. 3 • 1019 cm - 3 . At higher concentrations the maximum electric field 
which can be applied to the gate oxide, ("' 6 • 106V/cm) (Z) does not 
* . It is assumed that normal processing precautions have been used to 
eliminate alkali ions in the oxide. 
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invert the substrate. The junction built in voltage produces a 
depletion thickness of O.Olµm into a substrate with 1.3 • 1019 dopant 
3 
atoms per cm • The channel length cannot be made smaller than 
approximately two depletion region thicknesses, or ~oKMO‘mK Other-
wise the two junctions would be in punch-through even with no applied 
bias. 
The gate oxide thickness has a lower limit of ~soi determined 
by tunneling through the silicon dioxide energy gap. The isolation 
between gate and substrate is reduced for thinner oxides, since the 
oxide conductance per unit area increases exponentially with decreas-
ing thickness(2). 
Since high operating voltages preclude high packing density, 
it is important to determine how low an operating voltage may practi-
cally be achieved. Ultimately this voltage will depend upon the 
stability and reproducibility of the gate turn on voltage VGT (given 
by Eq. (lA) of the appendix, page 42). For an n-channel silicon gate 
device the constant additive term lvFB+2¢I can be made as low as 
0.1 to 0.3V depending on the silicon-silicon dioxide interface charge 
density Q the oxide thickness 
SS ' 
x , and the substrate doping con-
o 
centration CB VFB is the flat band voltage and 2¢ is the 
substrate band bending at onset of strong inversion. Consider the 
source connected to the substrate, that is, VS= 0 . As long as the 
last term in Eq. (lA) is much larger than I VFB + 2¢ I , the gate turn 
o.n voltage is proportional to x
0 
rc; 
manufacturing tolerance of x 
0 
and 
Thus for a given relative 
CB , the relative tolerance of 
VGT is independent of VGT , i.e., as VGT is made smaller its 
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absolute controllability increases provided V GT ~ I VFB + 2¢ I . There-
fore gate turn on voltages as low as ~ I VFB + 2¢ I , i.e. a few tenths 
of a volt, can be achieved. For proper circuit operation the supply 
voltage should not be made much smaller than approximately 2V GT . 
1.2 Minimum Size MOS Transistor 
In this section we determine the approximate minimum size of 
MOS transistors as a function of the drain voltage VDD • The results 
are approximate because they depend on a number of assumptions such as 
circuit configuration, gate turn on voltages, maximum gate oxide field, 
and flat band voltage, but should be within a factor of 2 of the actual 
limiting geometry. The circuit considered is an inverter as shown in 
the inset of Fig. lA, page 44 • The source of the driver transistor 1 
is connected to zero paten tial. The drain of the pull up transistor 2 
is connected to VDD , while its gate is connected to VGG . All 
voltages are referred to the substrate. We arbitrarily chose 
the gate turn on voltage of transistor 1 to be 
and that of transistor 2 to be 
Vo = VDD . This situation is a particular case of the more general 
problem considered in Appendix 1 (see Fig. lA). We shall assume that 
the gate flat band voltage VFB is equal to -lV This is approxi-
mately the flat band voltage of an n-channel MOS FET with an + n 
silicon gate, if the silicon-silicon dioxide interface charge Q is 
· SS 
made negligible E~ 1011 electronic charges per cm2 for the thin gate 
oxides considered--an easily achievable value). 
M. Lenzlinger and E. H. Snow(2) have studied the conduction 
mechanism of Si02 in detail. They conclude that conduction is contact 
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rather than bulk limited and is due to electrons tunneling from the 
metal or silicon contact, through part of the Si02 energy gap, into 
the Si02 conduction band. Thus the current density for a given elec-
tric field is independent of oxide thickness x provided that x 
0 0 
is large enough. + For an n-channel MOS transistor with an Al or n 
silicon gate the oxide current density is(2) ~1M-1M KA/cmO for an oxide 
electric field of ±6 • l06v/cm, provided that XO ~ soR. Since the 
current density raises rapidly with electric field and destructive 
breakdown( 3) of the gate oxide occurs at an electric field somewhat 
higher than 6 6 • 10 V/cm , it is clear that practical devices must 
operate with gate oxide fields substantially lower than this value. 
For the present work we shall arbitrarily choose the maximum allowable 
oxide electric field in a practical device to be 
The minimtnn size of a MOS transistor, for a given drain volt-
age and substrate doping concentration, will now be determined. The 
device geometry considered is shown in the inset of Fig. 2. We shall 
take the minimum channel length, limited by drain-source punch-through, 
to be twice the drain depletion region thickness at the maximtnn drain 
voltage. Then punch-through occurs at a voltage somewhat higher than 
* the maximum drain voltage. Neglecting junction curvature , the drain 
depletion region thickness is 
w = (1) 
* This is a reasonable approximation, since for the geometry considered 
the depletion region thickness is never greater than the junction 
radius of the curvature. 
E 
::l 
I... 
N 
..c 
(J"l 
c 
<l.> 
_J 
<l.> 
c 
c 
0 
..c 
u 0.1 
E 
:J 
E 
c 
~ 
-10-
0 
x0 =500 A A2 
400 
drain 11corner 11 
breakdown 
drain-substrate 
breakdown 
Source ~Or--l I 1 Drain 
'=--Y V_r _7 
Substrate 
Drain Vol toge V00 , V 
Fig. 2 Minimum channel length 2r of a MOS transistor, 
determined by oxide field (curves Al and A2), drain~ 
substrate breakdown (curve B) or drain "corner" break-
down (curve C), as a function of the drain voltage, VDD' 
Ourve Al corresponds to the driver transistor and A2 to 
the pull up transistor of an inverter. The oxide thick-
ness and substrate doping concentration of a minimum size 
pull up transistor are shown along curve A2. 
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where ~ is the junction built in voltage. The minimum channe l length 
Zr , limited by drain-source punch-through, is obtained by setting 
r ~ W • 
Let us consider the gate oxide field limitation. The oxide 
field is a maximum near the edge of the source of the pull up transis-
tor 2 when V 
0 
OV (see inset of Fig. IA). The minimum gate oxide 
thickness of the pull up transistor 2 is obtained from Eq. (2A) of the 
appendix. The maximum substrate doping concentration is obtained from 
Eq. (3A) or from Fig. lA. The minimum channel length is obtained from 
Eq. (1). The results are presented in Fig. 2, curve AZ. It is assumed 
that gate oxide growth is a critical manufacturing step so that it is 
desirable to have both transistors 1 and 2 with the same oxide thick-
ness x 
0 
(Conversely, the substrate doping concentration of tran-
sistor 1 could have been chosen equal to that of transistor 2. The 
oxide thicknesses of the transistors would then be different.) For a 
given oxide thickness, the substrate doping concentration of transis-
tor 1 can be obtained from Eq. (lA) of the appendix and the required 
gate turn on voltage (VGTl = 0.5 VDD) • With this doping concentration 
the minimum channel length of transistor 1 is obtained from Eq. (1). 
The results are presented in Fig. 2, curve Al. Since both transistors 
have different substrate doping concentrations it is necessary to 
start with a wafer appropriate for the substrate of transistor 2, and 
then increase the doping concentration in the channel region of tran-
sistor 1 by ion implantation, for example. 
For a given drain voltage, drain-substrate "breakdown" sets an 
upper limit to the substrate doping concentration, as shown in Fig. 2A, 
-12-
page 45 . With this voltage and doping concentration, the minimum 
channel length 2r is calculated using Eq. (1). The results are pre-
sented in Fig. 2, curve B. 
* Drain "corner" breakdown can be estimated using an expression 
by A. S. Grove et al (4): 
2 (VD+ cp) (VD+ cp) - (VG- VFB) 
F ~ ~~~-+ ~~~~~~~~~-
c w £ 
--x 
£ 0 
ox 
(2) 
Here F is the "corner" electric field and W the drain depletion 
c 
region thickness in absence of the gate. VD and VG are the drain 
and gate voltages referred to the substrate. VFB is the gate flat 
band voltage referred to the substrate, and £
0
x is the Si02 permit-
tivity. Notice that the "corner" electric field is asstnned to be 
simply the arithmetic stun of the drain junction electric field and the 
electric field induced in the silicon surface by the gate. When 
reaches the critical value FB shown in Fig. 4A, page 49 , drain 
"corner" breakdown occurs. 
F 
c 
Let us again consider the inverter shown in the inset of Fig. 
lA. The driver transistor 1 may have drain "corner" breakdown when 
its gate is low (Vi = OV) and its drain is high (V
0 
= VDD) • It 
is assumed that the gate oxide thickness x 
0 
is chosen the same for 
both transistors. Then x is obtained, as before, by applying Eq. 
0 
(2A) of the appendix to transistor 2. The minimum channel length 2r 
* To insure that the "corner" electric field is correct in the two 
limiting cases W >> 3x
0 
and W << 3x0 , a factor of 2 has been added 
to the first term on the right hand side of Grove's(4) expression. 
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of transistor 1, limited by drain "corner" breakdown, is estimated by 
setting r = W , where W is obtained from Eq. 2 with F = F ~ 
c B 
6 1.5 • 10 V/cm as shown in Fig. 4A. The results are presented in Fig. 
2, curve C. The maximum substrate doping concentration limited by 
drain "corner" breakdown can be obtained from Eq. (1). 
Notice that both the drain-substrate and drain "corner" break-
down limitations are less severe than the oxide field limitation. For 
this reason the junction radius of curvature can be made somewhat 
smaller than half the channel length as indicated in the inset of Fig. 
2. 
A minimum size transistor with VDD = 0.7V has a gate oxide 
thickness of soR as shown in Fig. 2. Since thinner oxides cannot be 
used due to tunneling from gate to substrate, VDD = 0.7V is a lower 
limit to the supply voltage of minimum size transistors. To reduce the 
supply voltage further it is necessary to reduce the substrate doping 
concentration, and therefore increase the device size. 
1. 3 Example 
As a specific example we shall choose VDD = ZV and VGG = 4V . 
The gate oxide thickness is calculated by applying Eq. (2A) of the 
appendix to transistor 2. The result is x 
0 
= i4oR as indicated in 
Fig. 2, curve AZ. The substrate doping concentration of transistor 2 
is obtained from Eq. (lA) and the required gate turn on voltage 
(V GT2 = 3V when V = 2V). 0 The result is 
16 -3 
cB 2 = 9. 2 • 10 cm as 
indicated in Fig. lA and in Fig. 2, curve AZ. The substrate doping 
concentration of transistor 1, CB! = 2. 7 • 1017 cm- 3, is obtained from 
Eq. (lA), the oxide thickness x = 14M~I and the required gate turn 
0 
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on voltage of transistor 1 (VGTl = lV). The maximum electric field in 
the gate oxide of transistor 1 is 1.5 • 106V/cm , which is smaller than 
F 
ox 
For the voltages and doping concentrations considered in this 
example, drain-substrate breakdown and drain "corner" breakdown do not 
occur as shown in Fig. 2. From Eq. (1) the drain depletion region 
thickness is 0.12µm for transistor 1 and 0.205µm for transistor 2. The 
minimum channel length, limited by drain-source punch-through is 
approximately twice the drain depletion thickness or 0.24µm for tran-
sistor 1 and 0.4lµm for transistor 2, as shown in Fig. 2, curves Al 
and A2. A typical minimum size silicon gate MOS transistor is shown 
in Fig. 3. The drain-family and load line of the minimtml size inverter 
we have just designed are presented in Fig. 4. These characteristics 
have been calculated using a MOS transistor model which includes veloc-
ity saturation of the charge carriers and is detailed in Appendix 3. 
1.4 Doping Fluctuation Limitation 
As the device size is reduced, the ntmlber of dopant atoms in a 
characteristic voltmle of the device becomes small enough so that its 
statistical fluctuations can no longer be neglected. The effect of 
substrate doping fluctuation is to alter the devices 1-V characteris-
tics, e.g., gate turn on voltage, and the devices breakdown charac-
teristics, e.g., drain-source punch-through voltage. A chip with 106 
devices will be considered. We shall require that, with an 80% cer-
tainty, the substrate doping fluctuations do not alter the gate turn on 
voltage or the punch-through voltage of any one of the 106 transistors 
by more than ~ 20% • This 20% variation corresponds to a substrate 
Substrate doping cone.= 2.7· 1017 cm-3 
0 
Gate oxide thickness= 140 A 
0 
Fie Id oxide thickness > 500 A 
n+-si 
1.2 µm 
Fig. 3 Typical silicon gate MOS 
transistor of minimum size. 
Al 
Si02 
p-Si I 1--' Vl 
I 
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xio-5 Amp 
10 
8 
6 
I 
4 
1.6 
1.2 
1.0 
0 .5 1.0 1.5 volt 
v 
Fig. 4 Drain family of the driver transistor and load line 
of the pull-up transistor of a minimum size static inverter. 
Li= Z2 = 0.24 µm, 12 = Z1 = MK~S µm, CBl = 2.7·1017 cm- 3 , 
cB 2 = 9.2·1016 cm- 3; x0 = 140 A, µ = 250 cm2 /V sec and VFB = 
-1.0 V for both transistors. (a= 1, see Appendix 3). 
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doping fluctuation of approximately 40% when measured in a volume w3 
' 
W being a characteristic depletion thickness of the device. For a 
minimum size transistor with the geometry indicated in the inset of 
Fig. 2 we have W ~ r • With an 80% certainty, the doping fluctuation 
6 3 does not exceed 40% in any one of the 10 cubes of volume r , i f 
these cubes have on the average ~ 170 ionized dopant atoms. The small-
est size transistor shown in Fig. 2 corresponds to a driver transistor 
with a gate oxide thickness of soR, a substrate doping concentr.ation 
of 4 •1017 cm- 3, and a channel length 2r = 0.15µm. Such a transis-
tor has ~ 170 dopant atoms in a volume 3 r of the substrate. Since 
this is an extreme case, we conclude that doping fluctuation is an 
important device limitation although less severe than oxide D~reak-
down". 
1.5 Power Dissipation Limitation 
In this section we shall show that for fully dynamic MOS cir-
cuits, the power dissipation density does not limit device size or 
packing density although it does set an upper limit to the frequency 
of operation. In static MOS circuits power dissipation is the most 
important limitation of the number of circuit functions per chip. 
First we shall consider a fully dynamic or complementary in-
verter in which both transistors are never on simultaneously. Power 
dissipation occurs only when charging and discharging the load capaci-
tance. It is assumed that each inverter output is connected to the 
input of the following inverter (fan out 1), so that the load 
capacitance C is the sum of the gate and drain capacitance of tran-
sistor 1 (see inset of Fig. lA). The power dissipation density of 
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densely packed dynamic inverters is 
p C ~a 
---f 
s 
where f is the switching frequency, S the area occupied by an 
inverter, and 1 2 Z CVDD is the energy dissipated while charging or 
(3) 
discharging the load capacitance C . It has been assumed that the 
clock driver is off the chip. The power dissipation required to gate 
the pull up transistor 2 on and off has not been taken into account, 
since it is dissipated off the chip. The power dissipation density at 
10 MHz of several densely packed minimum size dynamic inverters is 
presented in Table 1. 
In static inverters the gate voltage VGG is constant so 
that the pull up transistor is always on. Thus, in addition to the 
power dissipation associated with charging and discharging the load 
capacitance, there is power dissipation due to current flowing through 
both transistors when they are simultaneously on. The drain charac-
teristics of transistor 1 and the load line of a particular static 
inverter are shown in Fig. 4. From characteristics such as these the 
power dissipation density of several densely packed minimum size 
static inverters have been calculated assuming 50% duty cycle. The 
results are also presented in Table l. 
The power dissipation density of densely packed minimum size 
static inverters is seen to be very large. Thus power dissipation is 
the principal limitation of the number of circuit functions per chip, 
except in circuits such as read only memories in which only a small 
fraction of the devices dissipate most of the power. 
TABLE 1. 
Type 
Dynamic 
Dynamic 
Dynamic 
Static 
Static 
Static 
Static 
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Power dissipation density P of an integrated silicon 
chip with densely packed, minimum size inverters. 
Assumptions: VGG = 2VDD , VGTl = 0.5 VDD , VGT2 = 1.5 VDD" 
For dynamic inverter 11 = 12 = z1 = z2 = 2r • Inverter 
surface S ~ 90r2 • Power calculated at 10 MHz. For 
static inverter L1 z2 2r , L2 = z1 = 8r, S ~ 190r2 . 
The load capacitance C is equal to the gate plus drain 
junction capacitances of transistor 1. 
VDD 2r x c s p 0 
volt ~ F cm2 w I cm. 2 ).IDl 
1 0.25 72 4.6 -10-16 1.4 -10-8 0 .32 
2 0.41 140 6.7 -10-16 3.8 •10-8 o. 71 
4 0. 72 274 11.0 • 10-16 12 .o . 10-8 1.5 
1 0.18 72 1.5 • 10-8 960.0 
2 0.24 140 2.7 • 10-8 2000.0 
4 0.32 274 4.9 • 10-8 4100.0 
7 0.41 475 8.0 • 10-8 6900.0 
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The reason for this high power dissipation density is that for 
a minimum size static inverter the current through the pull up tran-
sistor is higher than necessary. If the current through the pull up 
transistor could be reduced until the charging time constant of the 
load capacitance were, say, 1/10 of one cycle, the current through the 
pull up transistor would be 10 • CV • f DD 
power dissipation density would be P ~ 6 
when 
2 CVDD 
s 
V = 0 volt, and the 
0 
f • In this case, as 
with a fully dynamic MOS FET circuit, power dissipation would only 
limit the operating frequency. The use of an MOS pull up transistor 
with the required current results in a channel length which is too 
long for the efficient use of area. This problem could be avoided if 
the pull up transistors are replaced by high n per square res is tors. 
However, 10 M$t resistors would typically be required. This problem 
will be discussed in detail for bipolar circuits. 
1.6 Metal Migration Limitation 
When a high current density flows through a metallic conductor, 
migration of the metallic atoms occurs(S). This phenomenon is an 
important reliability consideration in both MOS and bipolar integrated 
circuit design. Divergence of the metallic migration current produces 
thinning of the conductor, which ultimately leads to catastrophic 
"strip burn out". Thus the instantaneous current density in aluminum 
conductors of integrated circuits should be kept substantially below 
106A/cm2 . (S) Ohmic drop must also be considered. At 106A/cm2 the 
ohmic drop in aluminum conductors is ~Ps/cmK We shall see that metal 
migration and power dissipation are two closely related limitations. 
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Let us consider the supply lines. For a given power dissipa-
tion P and supply voltage Vee , the total average current that must 
be carried by the supply lines is I = P/Vee Therefore for a given 
power dissipation, supply voltage and conductor current density, the 
total supply line cross section area is independent of circuit com-
plexity. Maintaining the present day power dissipation density and 
metalization thickness E~ lµm) we can expect the relative chip area 
occupied by supply lines to remain approximately independent of cir-
cuit complexity. For a given clock pulse rise and fall time constant 
T the maximlllTI instantaneous clock line current is I ~ eVee/T , where 
e is the load capacitance. If T is, say, l/lOth of a cycle, the 
total instantaneous current in the clock lines is I ~ lOPd/Vee , 
where Pd is the dynamic power dissipation associated with e • The 
total current is again proportional to power dissipation, so we can 
expect that the relative chip area occupied by clock lines will also 
remain approximately independent of circuit complexity, provided that 
the metalization thickness is not reduced. 
As power dissipation, metal migration does not limit the device 
size, but rather limits the packing density of static (noncomplemen-
tary) circuits and the frequency and/or packing density of dynamic (or 
complementary) circuits. 
6 As an example, consider a chip with 10 fully dynamic minimum 
size inverters with VDD = 2V and VGG switched between 0 and 4V. We 
shall assume that an aluminum line of width and thickness equal to 2r 
(i.e., 0.4lµm) is connected to VGG of 103 inverters. The gate 
3 
capacitance of the 10 transistors is ~oK4O pF . With a maximum 
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allowable instantaneous current density in the metal line of 105A/cm2 
and a rise time equal to, say,1/10 of a cycle, the maximmn frequency 
of this particular circuit, limited by metal migration, would be 10 MHz. 
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2. Limitations of the Planar Bipolar Technology 
2.1 Principal Limitations 
To maximize the packing density of bipolar integrated circuits 
it is necessary to minimize the supply voltage and the size (or 
capacitance) of the individual devices. 
The supply voltage cannot be lower than one diode drop 
E~ 0.6V). Otherwise, the transistors could not be turned on. The 
minimum supply voltage for proper circuit operation is typically 2 to 
3 diode drops depending on the circuit. For example, the minimum 
supply voltage of an RTL (resistor-transistor logic) gate is approxi-
mately two diode drops. 
For a given supply voltage and doping concentration profile, 
the minimtnn transistor size is determined by punch-through, a condition 
where depletion regions overlap. To further reduce the device size it 
is necessary to reduce the depletion thicknesses by increasing doping 
concentrations and reducing the supply voltage. The maximum doping 
concentrations are determined by junction field emission "breakdown". 
(At high doping concentrations the principal reverse-conduction 
mechanism of p-n junctions is tunneling of carriers across the junc-
tion, as discussed in Appendix 2). Thus a minimum size transistor has 
its breakdown voltage equal to its punch-through voltage. Statistical 
fluctuations of the doping concentration can reduce the breakdown or 
punch-through voltages. It is therefore necessary to set the supply 
voltage somewhat lower than the breakdown or punch-through voltage of 
the device. 
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It will be shown that the maximum packing density of fully 
active bipolar circuits is determined by power dissipation. The packing 
density of integrated circuits which are not fully active (e.g., read-
only memories in which only a small fraction of the devices dissipate 
most of the power) becomes limited by the area occupied by transistors, 
interconnections, and passive devices. 
The analysis is necessarily approximate since it requires a 
number of assumptions such as the geometry of the devices, the circuit 
configuration and the maximum allowable power dissipation. 
2.2 Breakdown and Punch-Through Limitation 
An isoplanar bipolar transistor is shown in Fig. Sa. Since the 
base region is lightly doped compared to the emitter and collector, the 
depletion regions of the two jl.lllctions extend mainly into the base. For 
given voltages and base doping concentration, the minimum base region 
thickness is determined by pl.lllch-through, a condition where the 
depletion regions extending from the emitter and collector junctions 
overlap. The maximum base doping concentration CB is determined by 
collector junction "breakdown" as shown in Fig. 2A of the appendix, 
page 45. 
where 
The minimum base thickness r will be set equal to re+ rE , 
/2E:(VCB +<p )/qCB is the collector junction depletion 
thickness and rE = /2£cp/qCB is the emitter junction depletion thick-
ness when the emitter is connected to the base. ~CB is the 
collector-base voltage, £ the silicon permittivity, cp the junction 
built-in voltage and q the electronic charge. The minimum base thick-
ness r of an isoplanar transistor, determined by collector junction 
breakdown and base punch-through, is presented in Fig. 6 curve A. The 
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Fig. 5 Approximate cross section of minimum size bipolar transistors. An isoplanar 
transistor is shown in Fig. Sa and a transistor with diffused isolation is shown in 
Fig. Sb. The minimum size isoplanar transistor occupies an area of approximately 22r 
x 9r ~ 200r2, where r is the base thickness. 
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1~~~--K-~~~KKKKKKIKKKK~~~~~~---K~~~--r~~~""q"D""~~----I 
µ.m 
0.1 
Reduced voltage due 
to base do pi n g 
fluctuations 
17 -3 
_ __,_ 5 · 10 cm = C8 
~----f· 10 18 
Collector junction breakdown 
and base punch-through 
0.01------------------------
0 2 4 6 8 10 12 v 
COLLECTOR-BASE VOLTAGE 
Fig. 6 Solid line indicates the minimum base thickness of an 
isoplanar transistor for a given collector-base voltage, deter-
mined by collector-junction breakdown and base punch-through. 
The collector-base voltage must be derated due to base doping 
fluctuations as indicated by the dashed line. 
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maximum substrate doping is equal to CB , since both the substrate and 
base doping concentrations are limited by collector junction breakdown. 
If the substrate has a doping concentration CB , the depletion region 
extending from the collector into the substrate has a thickness 
For a given base thickness, the minimum size of an isoplanar transistor 
can be determined approximately by geometrical considerations as shown 
in Fig. 5a. The isolation regions are broad enough to avoid punch-through 
between the collectors of adjacent transistors. The etch required to 
define the isolation regions is assumed isotropic and the silicon dioxide 
layer is grown thick enough to avoid inversion of the underlying silicon. 
The minimum size isoplanar transistor shown in Fig. Sa, with a substrate 
doping concentration equal to CB and with square emitter, base and 
2 
collector contacts, occupies an area of =- 200 r and has a collector 
capacitance of"""' 350 •e•r . If the circuit packing density is limited 
by power dissipation rather than by the area occupied by the devices, it 
is convenient to reduce the collector capacitance by reducing the sub-
strate doping concentration. The isolation regions must then be made 
broader to avoid punch-through between the collector regions of adjacent 
transistors. A transistor with the geometry shown in Fig. 5a except for 
broader isolation regions, with square emitter, base and collector con-
l tacts and with a substrate doping concentration equal to 10 CB , occupies 
an area""' 280 r 2 and has a collector capacitance of"""' 180•e•r . 
A planar bipolar transistor with diffused isolation is shown in 
Fig. 5b. The area occupied by a minimum size transistor of this type 
can be estimated by making several approximations. The emitter region 
is degenerate and has a doping concentration of"""' l02lcm-3. The doping 
concentration of the base, which is made lower than that of the emitter 
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to insure good emitter efficiency, can be as high as""" l0l9cm-3 . We 
make the simplifying assumptions that the doping concentration of the 
epitaxial collector region is considerably lower than that of the base, 
and that the collector junction depletion region does not reach the + n 
buried collector. For a given collector-base voltage, the maximum col-
l ector doping concentration CC determined by collector junction break-
down can then be obtained directly from Fig. 2A of the Appendix. The 
collector junction depletion thickness is re "D"D/O bEsCB+~F/qcc With 
this depletion thickness, the minimum size of a transistor with diffused 
isolation can be estimated using geometrical considerations as shown 'in 
Fig. 5b. The result is that a minimum size transistor with diffused 
isolation occupies""" 2 .l times more area and has a collector cap&citance 
~ 2 .5 times greater than a minimum size isoplanar transistor with the 
same voltage rating, contact area, and substrate doping concentration. 
The increased area and capacitance of the transistor with diffused 
isolation is mainly due to the separation between the base and isola-
tion diffusion which is required to avoid punch-through between these 
regions. In what follows only the isoplanar transistor is considered. 
2. 3 Doping Fluctuation Limitation 
As devices are made smaller the number of dopant atoms in a char-
acteristic volume of the device decreases until its statistical 
fluctuations become important. Consider a minimum size isoplanar tran-
sistor designed to have a collector junction breakdown voltage equal to 
the base punch-through voltage VCB , as in the previous section. The 
effect of base doping fluctuation is to decrease the breakdown voltage 
(if ~ increas es) or decreas e the punch-through voltage (if ~decreasesFK 
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Thus due to base doping fluctuations the maximwn allowable collector-
base voltage must be derated. A chip with 106 isoplanar transistors 
will be considered. We shall arbitrarily choose the maximum allowable 
collector-base voltage VCBM in such a way that, with an 8Cl'/o certainty, 
none of the 106 transistors will have a collector breakdown or punch-
through voltage lower than VCBM 
The amount by which the collector-base voltage VCB must be de-
rated due to base doping fluctuations can be estimated as follows. The 
breakdown or punch-through voltages are altered significantly only if 
the base doping fluctuation causes a doping concentration variation in 
a volwne ""' r~ or greater; re is the collector junction depletion thick-
ness. The collector junction depletion region of a minimum size isoplanar 
transistor such as the one shown in Fig. 5a, can typically be divided into 
30 cubes of volume r~K The doping fluctuation 
certainty, is not exceeded in any of the 30•106 
given by 
6CB which, with 
cubes of volume 
an 8Cl'/o 
r 3 is c 
= 5.8 . J S3 
r3 
c 
(4) 
This calculation assumes that the number of dopant atoms in a volume 
has a Gaussian distribution with mean n = C r 3 
- B C and standard deviation 
./ii. The result does not depend strongly on the number of cubes assumed. 
The maximwn allowable collector-base voltage VCBM is determined either 
by breakdown (with a base doping concentration S3 + 6S3) or by punch-
through (with a doping concentration S3 - 6CB)' whichever is smaller, and 
is presented in Fig. 6 curve B. Notice that the maximwn collector-base 
voltage determined by breakdown and punch-through must be derated by 
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about l.4V due to base doping fluctuations. In a practical design the 
collector-base voltage must be derated further due to the manufacturing 
tolerances of the base doping concentration • 
2 .4 Power Dissipation Limitation 
All bipolar transistor circuits have some sort of current limiting 
devices such as resistors and current sources. These current limiting 
devices can usually not be avoided even in complementary circuite due to 
the low impedance of the base-emitter junctions. The power dissipation 
of a circuit can be divided into static power dissipation (associated 
with the steady state currents) and dynamic power dissipation (associated 
with transient current which charge and discharge the circuit capacitances). 
The dynamic power dissipation is proportional to frequency. The static 
power dissipation of digital circuits is determined primarily by the 
current limiting devices in the circuit and not by the active transistors, 
since these are either on or off. The resistors can be chosen to obtain 
the desired static power dissipation density. These resistors and the 
circuit capacitances then determine the circuit time constants, which in 
turn set an upper limit to the frequency of operation. The maximum 
frequency of operation of bipolar integrated circuits is therefore de-
termined either by dynamic power dissipation, by the circuit time constants 
which depend on the static power dissipation, or, in saturating circuits,by 
the lifetime of minority carriers in the base. 
Let us examine the simple circuit shown in the inset of Fig. 7. 
The circuit consists of a series of resistor-transistor logic (RTL) 
inverters collilected in cascade (fan out = 1), so that half of the inver-
ters are in the high level state and half are in the low level state. 
n 
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108 R,fl 
(Approximate) f,MHz 
Fig. 7 For a given frequency of operation f and static power 
dissipation Ps, the maximum number of inverters n and resistor 
value R are determined for the particular circuit indicated. 
At the frequency f the dynamic power dissipation is Pd ~ 0.36 Ps. 
It is assumed that the equivalent capacitance of the resistors is 
equal to the collector junction capacitance of the transistors (i.e. 
180·e·r with r = 0.07µm). 
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The supply voltage is l.2V so the minimum base thickness of the isoplanar 
transistors is r = 0.07µm as shown in Fig. 6. If the substrate doping 
concentration is equal to l/lOth of the base doping concentration, the 
2 
minimum size isoplanar transistor occupies an area of ""' 280 r and has 
a collector capacitance of""' l80•E•r , as indicated in a previous section. 
We assume that each resistor (including inter-connections) occupies the 
same area as a transistor, so that each inverter occupies """ 840 r 2 . 
This area corresponds to a maximum density of""" 2 .4.lo7 inverters per cm2 
At this packing density, the value R of the resistors required to have 
a static power dissipation density of l W/cm2 is """ 20 MO The rise-
time of the collector of a transistor that is turned off is approximately 
T = RC , where C is the total capacitance associated with the col-
lector node, i.e., collector junction capacitance plus capacitance of the 
two resistors connected to the collector. In our example T """ 77 nsec if 
we assume that the equivalent capacitance of each resistor is equal to 
the collector junction capacitance. Assuming that the recovery time of 
the transistor is shorter than T , the maximum frequency of operation 
is determined by the collector risetime and is of the order of l/5T """ 
2 .6MHz The dynamic power dissipation density at 2.6MHz is approxi-
2 
mately o.36w/cm . 
This example illustrates two important limitations of densely 
packed bipolar integrated circuits. First, the resistor values required 
to have a reasonable static power dissipation density are exceedingly 
large. Secondly, the maximum frequency of operation is limited to quite 
low values by both the circuit time constants and by dynamic power dis-
sipation. Notice that at the maximum frequency f = l/5RC , the dynamic 
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power dissipation of n inverters is Pd= nf cv2 = nv2/5R, which is 
approximately 0. 36 P for the circuit considered above and is indepen-
s 
dent of C. P is the static power dissipation of n inverters. 
s 
For a given frequency of operation f and maximum power dissipa-
tion per chip P , the maximum number of inverters per chip n and the 
resistor value R can be determined from Fig. 7 for the particular cir-
cuit considered. 
We conclude that the minimum power dissipation per circuit func-
tion is determined by the required frequency of operation and by the 
supply voltage and circuit capacitances. This minimum power dissipation 
sometimes can not be achieved because high enough ohm per square resistors 
are not available. Power dissipation limits the number of circuit func-
tions per chip in fully active bipolar circuits. In circuits which are 
not fully active such as read-only memories in which only a small fraction 
of the devices dissipate most of the power, the area occupied by the 
devices and interconnections becomes the limiting factor. 
2.5 ~~~~l Migration Limitation 
The considerations on metal migration made for MOS circuits are also 
valid for bipolar circuits. We limit our discussion here to a particular 
l C "d l 2 h' 'th io6 . . . . t l examp e. onsi er a cm c ip wi minimum size inver ers, a supp y 
voltage of l.2V, a static power dissipation of lW and a dynamic power 
dissipation of 0.36W at 100 MHz, as shown in Fig. 7. We assume that a 
supply line is connected to 2•103 inverters. The maximum mean current in 
this line is 2.3 mA. If a maximum current density of l05A/cm2 is allowed, 
2 the minimum conductor cross section area required would be 2.3 (µm) . 
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For a metallization thickness of lµm, all supply lines would occupy an 
area of approximately 0. 23 cm2 • 
2 . 6 High Valued Resistors 
To improve the yield it is convenient to use the same processing 
steps to make the transistors and resistors in the integrated circuit. 
The highest sheet resistance is obtained by using the base region of the 
isoplanar transistors. Let us consider a minimum size l. 2V trans istor 
with a base region thickness of r = 0.0'7µm and a base doping concen-
18 -3 6 tration of 2 . 3 •10 cm as shown in Fig. • The I-V characteristic of 
a one-square pull up resistor is calculated using field effect transis-
tor equations and is presented in Fig. 8. The current at v = OV is 
""'5 • l0-5A which corresponds to a linear resistor of "'"' 24 KD per square. 
Alternative high ohm per square resistors are MOS resistorE: and 
cermet (ceramic-metal) thin film resistors. Sheet resistances of 7-25 
KO per square are obtained with good controllability by using nonsaturat-
ed MOS transistors as resistors. (6 ) For example, the minimum size MOS 
pull up transistor considered in Fig. 4 has a sheet resistance of """ 9KD 
per square. Cermet resistors are manufactured with sheet resistances up 
to""" lOKD per square. 
The maximum atta inable sheet resistance is an important limitation 
of fully active bipolar circuits. Let us again consider the circuit 
shown in the inset of Fig. 7. The maximum packing density is obtained 
by increasing the length to width ratio of the resistors until the 
densly packed chip has an acceptable power dissipation density. The 
base region of a minimum size l.2V isoplanar transistor has a sheet 
resistance of """ 24KD per square as shown in Fig. 8. The minimum width 
<l: 
LO 
b 
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Fig. 8 I-V characteristic of the base region of a minimum 
size l.2V isoplanar transistor used as a pull-up resistor. 
The emitter and collector regions are connected to l.2V. The 
base width and length are equal. 
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resistor occupies ::::., 6(µm) 2 of chip area per MO 
sipation density of a densly packed chip is 2 lW/cm 
The static power dis-
if the length to 
width ratio of the resistors is chosen to be ~ llO. In this case most 
of the chip area is occupied by the resistors. The packing density is 
then""" 6 .5•lo6 resistors per cm2 and the maximum frequency of operation 
is """2 MHz. 
3. Conclusions 
The maximum packing density of planar integrated circuits is 
obtained by minimizing the supply voltages and the area occupied by the 
devices. The principal physical limitations of MCB transistors which 
determine the minimum device size for given supply voltages are oxide 
breakdown, drain-substrate breakdown, drain "corner" breakdown and sub-
strate doping fluctuations. These four limitations determine minimum 
device sizes of the same general order of magnitude, oxide breakdown 
being the most severe limitation as shown in Fig. 2. The minimum size 
of isoplanar bipolar transistors for a given supply voltage, is de-
termined by collector junction breakdown, base punch-through and base 
doping fluctuations as shown in Fig. 6. 
A minimum size l.2V MCB driver transistor with a channel length 
to width ratio of l has a channel length of ~ 0.2 µm, a gate oxide thick-
o 
ness of~ 83 A, a substrate doping concentration of 3•lol7 cm-3, an area 
of r:::::: o.6 (µm) 2 and a gate plus drain junction capacitance of r:::::: 4•lo-4 pF. 
A minimum size l.2V isoplanar bipolar transistor with a substrate doping 
concentration equal to l/lOth the base doping, has a base thickness of 
~ 700 ~D a base doping concentration of r:::::: 2.3•lOlS cm-3, an area of 
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~ 1.4 (µm) 2 and a collector capacitance of~ l. 3•lo-3 pF. For minimum 
size devices of equal voltage rating, the MOS transistor has a factor of 
2- 3 advantage in area and capacitance over the bipolar transistor. 
In fully active bipolar or static non-complementary MOS circuits 
the number of devices per chip is limited by power dissipation. The 
required frequency of operation and the circuit capacitances determine 
an upper limit to the resistor values. The available resistors (diffused, 
MOS or cermet) often do not have a high enough sheet resistance for the 
efficient use of area. The resistors and the supply voltage determine 
the power dissipation per circuit function. If resistors and bipolar 
transistors are to be made with the same manufacturing steps, it is con-
venient to use the base region of the isoplanar transistors as depletion 
mode resistors. Then sheet resistances of lO to 30 KD per square are 
obtained. As an example, let us consider a fully active circuit with a 
supply voltag::: of l.2V as sh0'11n in Fig. 7. If base resistors wit h a 
length to width ratio of lO are used, a static power dissipation of 
l w/cm2 is obtained with:::.. 3•lo5 inverters per cm2 (i.e. 9•lo5 devices 
2 per cm ). Taking into account the parasitic capacitances, the maximum 
frequency of operation of this circuit is~ l50 MHz as shown in Table 2 . 
At 150 MHz the total power dissipation is~ l.4 W/cm2 . 
The power dissipation per transistor in read-only memories is low 
because there are many driver transistors per pull up resistor. The 
maximum packing density of read-only memories is therefore limited by 
the area occupied by the devices and interconnections. The maximum 
frequency is limited by metal migration and by the circuit time constants. 
Both MOS and bipolar r ead-only memories require two l evel met alization. 
Table 2: 2 . Maximtun packing density (devices per cm ) and corresponding maximum frequency of 
operation (MHz) of several bipolar and MOS transistor integrated circuits 
Isoplanar Bipolar Static non-complementary Dynamic MOO 
MOO 
Density Frequency Density Frequency Density Frequency 
(l) ( 2 ) (l) (2) 
l. 2V inverters with 
9 • lo5 9 • lo5 240 KO diffused or 150 200 
MOO resistors 
(3) 
2V fully dynamic 
3 • io7 inverters - - - -
(3 ) (6) (3 ) (6) 
l.2V, l cm 2 read only 
l • lo8 1 • lo8 memory (5) 0.5 0.5 
(1) 
( 2 ) 
(3 ) 
(4) 
(5) 
(6 ) 
Determined by static power dissipation P = lW/cm2 
Determined by the circuit time constants s 
Determined by the area occupied by transistors and in~erconnections 
Determined by dynamic power dissipation P = 2.lW/cm and/or metal migration 
Two level metallization assumed d 
Determined by metal migration and/or the circuit time constants. 
(4) 
30 
I 
w 
00 
I 
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A 1 cm2 static read-only memory can have up to ~ 1.108 transistors 
operating at a maximum frequency of R: 0.5 to 2 MHz, as shown in Table 2 . 
The frequency of operation can be increased by decreasing the packing 
density or the area of the circuit. At these high packing densities, 
the maximum frequency is approximately inversely proportional to the 
number of devices in the read-only memory. 
Fully dynamic or complementary MOS circuits have essentially no 
static power dissipation. The packing density of these circuits is 
therefore limited by the area occupied by the transistors and inter-
connections, and the frequency is limited by dynamic power dissipation 
as shown irt Table 2 and Fig. l. 
We conclude that read-only memories will reach approximately the 
same performance and packing density with MOS and bipolar technologies, 
while fully active circuits will reach the highest levels of integration 
with dynamic MOS or complementary MOS technologies. 
Two recent developments have been charge coupled devices and 
complementary bipolar circuits. Present day MOS charge coupled shift 
registers occupy approximately 1/4 the area of MOS transistor shift 
registers(7) due to the elimination of the supply lines and the source 
and drain diffusion regions. Charge coupled devices (CCD's) have gate 
oxide field and punch-through limitations similar to those of ordinary 
MOS transistors. We can therefore expect the maximum packing density of 
CCD shift registers to be of the order of 4 times greater than that of 
MOS transistor shift register, as with present masking techniques. In 
complementary bipolar circuits most of the static power dissipation is 
due to the base current of the transistors. The power dissipation per 
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transistor is therefore lower than in conventional circuits (e.g. Fig.7) 
but higher than in complementary Ma3 circuits. The maximum packing density 
of fully active complementary bipolar circuits lies between 106 and 107 
d . 2 evices per cm 
To manufacture minimum size devices mask alignment tolerance of 100 
to 200 ~ are required. Such tolerances are compatible with electron beam 
pattern generation techniques. For example, lOOO R metal lines have 
already been fabricated(S). We can therefore envision integrated circuits 
approaching the packing densities summarized in Table 2 in the near future. 
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APPENDIX 1: MAXIMUM SUBSTRATE DOPING CONCENTRATION 
Circuit design considerations frequently require that the gate 
turn on voltage have a specified value VGT at a specified source 
voltage VS This requirement and the maximum allowable gate oxide 
field F set an upper limit to the substrate doping concentration. 
OX 
The gate turn on voltage is 
x 
VGT = VFB +VS+ 2¢ + ~ V2£q CB(VS+ 2¢) 
ox 
(lA) 
¢ is the energy difference in eV between the Fermi level and the 
intrinsic Fermi level in the bulk of the substrate. 
The minimum oxide thickness is 
xo min 
(VG max - V FB) - (VS min + 2 ¢) 
F 
ox 
(2A) 
Here VG max -VS min is the maximum gate-source voltage. The maximum 
substrate doping concentration is determined from Eqs. (lA) and (2A) 
by setting x 
0 xo min The result is 
£2 l 
ox ox (3A) 
The particular circuit shown in the inset of Fig. lA will now 
be considered. To be specific we shall require that VGTl 
1 
= Z VDD 
and VGT2 = VGG 
1 
when Vo = VDD Here VGTl and - Z VDD . VGT2 are 
the gate turn on voltages of transistors 1 and 2 respectively (see 
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Fig. lA). The maximum substrate doping concentration limited by oxide 
field is obtained by applying Eq. (3A) to each transistor. For tran-
sistor 1 
(4A) 
For transistor 2 
2e:q (VDD + 2¢) (SA) 
Equation (SA), which is a more severe limitation than Eq. (4A), is 
plotted in Fig. lA for the case VFB = -1 V and F = 3·106V/cm. 
ox 
APPENDIX 2: REVERSE BREAKOOWN OF LOW VOLTAGE SILICON JUNCTIONS 
Several authors <9-l2) have measured the reverse "breakdown" 
voltage of one-sided silicon step junctions. Their results are pre-
sented in Fig. 2A. The "breakdown" voltage VB is defined as the 
applied voltage at a specified reverse current density. H. Wienerth( 9) 
has shown that field emission is the main reverse conduction mechanism 
of low voltage diodes EsB~ 3V), whereas high voltage diodes EsB~ 8V) 
are limited by avalanche breakdown. The reverse characteristics of 
diodes in the intermediate range (3V ~ VB ~ 8V) can be explained(g) by 
avalanche multiplication of the field emission current. 
A reverse biased n+p junction is shown in Fig. 3A. Electrons 
+ can tunnel through the energy gap from the p to the n side as shown in 
2 
5 
2 
5 
2 
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0.5 
VGT2 = VGG - t Voo 
VFB = -1 volt 
Fox= 3· 106 V/cm 
1d S K__~__K_~__K_KKK__~_K_~~ .......... ~~_I_~__K_~~~KKKKK___KK~~---D 
0 2 3 
Voo 
Fig. lA Maximum substrate doping 
concentration CB of the pull up 
transistor of an inverter, as a 
function of VDD and VG , deter-
mined by the maximum aYlowable 
gate oxide electric field F • 
ox 
4 volt 
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• 
Emission 0 
" 
" 
0 
- 0 
l/k = 10 A 
A= 4· 10 11 A/V·m2 
H. Weinerth 
J ~R A/cm 2 ? 
A. G. Chynoweth et al. 
J ~ 5.5 A/cm 2 
S. L. Miller J =? 
J. Shields J=? 
- - - __ 500 A/cm2 
......... -------
--
- - - _ 5 A/cm 2 
---
-----
. --
. ' ......... ...._ 
---
0.05 A/c~O-
........_ 
Avalanche". --
---
0 
0 
Fig. 2A Reverse "breakdown" voltage V of one sided silicon step junc-
B tion diodes as a function of doping concentration CB. "Breakdown" is 
defined to occur when the reverse current density reaches the indicated 
value. Experimental data by several authors are shown.(9-12) For the 
data of Weinerth(9) and Chynoweth et al., (10) doping concentration was 
obtained from the resistivity using a curve by J.C. Irvin.(13) The field 
emission curves are theoretical (see text). These curves can only 'be used 
to the left of the arrows, since at higher voltages avalanche multiplica-
tion is important, The experimental avalanche b:r::-eak9c;:>~n c9:i;ye by S.L. 
Mille~-E11F ls .al;o ~fl~;~K -
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Fig. 3A Energy band diagram of a reverse 
biased n+ p diode, The arrow shows the 
electron tunneling path. 
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the figure. This field emission current is equal to the product of 
the nlUllber of electrons per unit time attempting to cross the energy 
barrier, and their probability P of getting across. P is given 
approximately by the expression: 
p -2kx e (6A) 
where k is the average wave vector in the "forbidden" energy gap and 
I ./y + E - Ii] g 
is the tunneling distance as shown in Fig. 3A. E and y are g 
(7A) 
expressed in eV • q is the electronic charge, £ the permittivity 
of silicon and CB the substrate doping concentration. The simplest 
reasonable approximation is to ass\.Ulle that the nlUllber of electrons 
attempting to cross the energy barrier per unit time is proportional 
to the energy range dy , so that the field emission current density 
is approximately 
J -2kx e dy (8A) 
The average wave vecto~ k was calculated from the tunnel diode data 
(14) 
of R. A. Logan et al , and from data on the resistance of reverse 
biased zener diodes taken by H. Weinerth(g). Both calculations give 
k = 1/10 ~ -l • The proportionality factor A was chosen to fit the 
experimental data by H. Weinerth (shown in Fig. 2A) at VB = 3 volts. 
The "breakdown" voltage given by Eq. (8A) is plotted in Fig. 
2A for several current densities. Also is shown the experimental 
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. (11) 
avalanche breakdown curve by S. L. Miller • The maximum electric 
field in the junction at "breakdown" was calculated from the data 
presented in Fig. 2A, using the standard expressions for one-sided 
step junctions. The results are plotted in Fig. 4A. The theoretical 
field emission curve fits the experiment quite well. H. Wienerth( 9) 
calculated the field emission current of intermediate voltage diodes 
(3V ~sB~ 8V), assuming that the reverse current is given by 
avalanche multiplication of the field emission current. These results 
(which are not shown) also fit the theoretical field emission curve 
quite well. 
The "breakdown" voltage is reduced if the junction has curva-
ture. The avalanche breakdown voltage as a function of curvature and 
substrate doping concentration has been calculated bys. M. Sze and 
G. Gibbons(lS). 
APPENDIX 3: CURRENT-VOLTAGE CHARACTERISTICS OF SMALL SIZE MOS 
TRANSISTORS 
As the channel length of an MOS transistor is made smaller, 
two corrections to the standard theory(l6) should be considered. First, 
the drain and source dep.letion regions are no longer negligible com-
pared to the channel length. Second, charge carrier velocity satura-
tion becomes important. One-dimensional analysis, including these two 
corrections, is used to find an upper and lower bound to the drain 
current. 
One-dimensional analysis 
The metal-oxide-semiconductor (MOS) transistor is essentially 
a two-dimensional device. It can, however, be analyzed approximately 
107 
V/cm 
Fs 
106 
--------~· ..... 
e A"...,..-'"" 
--·---K~·Avalanche 
Breakdown 
0 
Field Emission 
(Theory. J = 5 A/cm2 ) 
• H. Weiner th. J ::::s 5 A/cm2 ? 
0 A.G. Chynoweth et al. Ji::: 5.5 A/cm2 
A S.L. Miller J=? 
0 
o J. Shields J =? 
105 iom11___i___I_~~-D----~_i__g__-1018 1019 cm-3 
Cs 
1020 
Fig. 4A Maximum electric field FB in a one sided silicon 
step junction at "breakdown", as a function of doping 
concentration CB. This electric field is calculated 
from the data oI Fig. 2A. · 
I 
.,::... 
'° I 
-50-
as a one-dimensional device, provided that i) the channel plus sub-
strate charge per unit area is determined exclusively by the gate 
voltage and not by the source or drain voltages (all voltages are 
referred to the substrate), and ii) the electric field component 
along the channel should be small compared to the normal component 
in the silicon surface. Both conditions are satisfied in the central 
region of the channel defined by W < x < (L-W ) S D L is the channel 
length and w8 and WD are the source and drain depletion region 
thicknesses in absence of the gate, as shown in Fig. SA. Thus the one-
dimensional analysis can be applied only to the central region of the 
channel. The problem is then to determine the boundary conditions, 
i.e., the channel voltages at x = w s This is a 
difficult problem because two-dimensional analysis cannot be avoided. 
We shall consider an n-channel device. The charge per unit 
area induced in the silicon by the gate voltage is the sum of the 
channel charge per unit area -Q and the depletion region space charge 
per unit area -12£qCBV V is the substrate band bending, CB the 
substrate doping concentration, £ the silicon permittivity and q 
the electronic charge. The electric field in the gate oxide is 
is the flat band voltage and 
oxide layer thickness. Thus 
x 
0 
the 
(9A) 
where C - £ /x is the oxide capacitance per unit area. £ is 
0 OX 0 OX 
the oxide permittivity. 
-----.. ... _ ·' w s 
Source 
\ n+ i I x 
\ I 
' Y/ 
' / 
............ ______ ___ 
L ..,., 
Drain 
\ n+ I 
\ I 
' / ' / ............. _____ _,.,, 
p- Substrate 
Fig. SA Cross section of an n-channel MOS transistor. 
Drain and source depletion regions in absence of the gate 
extend to the dashed lines. The x,y coordinates used in 
the analysis are shown. 
I 
V1 
f-' 
I 
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The drain current ID can be obtained by solving the dif-
ferential equation 
w 
ID= Z J qn(x,y) v(x,y) dy - Z Q veff 
0 
(lOA) 
where n and v are the charge carrier concentration and velocity, 
w 
Z the channel width, Q = J q n dy is the channel charge per unit 
0 
area given by Eq. (9A) and veff is the effective carrier velocity. 
We approximate the effective carrier velocity by 
dV/dx (llA) v 
o dV +~ 
dx lleff 
This expression has the correct ·behavior at the two asymptotes. For 
low electric fields in the x direction dV veff ~ 11eff dx ' where 
is the effective mobility. For high electric fields in the x direction 
v 
0 
= 1 • 107 cm 
sec 
is the saturation velocity of 
electrons in silicon. 
The solution of Eq. (lOA) with the boundary conditions 
at 
I 
D 
at x = x2 , is 
2 
3C 
0 
[V3/2 _ V3/2J} 
2 1 
where Notice that the effect of charge carrier 
velocity saturation is to replace the length 
11eff L' by [L' + --
v 
0 
v = v 1 
(12A) 
(V2- v1)J • Equation (12A) is only valid for vl ~ v2 < v2sat where 
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V is the channel saturation voltage defined by Zs at 
0 (13A) 
It can be shown that when v2 v 2sat the charge carriers at x = x2 
have the saturation velocity v
0 
, so that the channel charge per 
tm.i t area at is 
(14A) 
In addition, if Vz = VZsat the electric field along the channel 
dV/dx is infinite at X = x2 • Since the electric field cannot be 
infinite we conclude that the channel voltage at x = (L-WD) is 
* always smaller than vz . sat 
The dependence of the effective mobility on the electric field 
component normal to the silicon surface was not taken into accouK~t 
when integrating Eq. (lOA). This effect can be approximated by an 
empirical relation(l6) between µ and the "average" electric 
eff 
field component normal to the silicon surface, defined by 
Upper botm.d 
At the source the substrate band bending V at onset of strong 
inversion is V = VS + 2¢ At the drain it is V = VD + 2¢ . ¢ is 
* This statement is also confirmed by a first order two-dimensional 
analysis of the fields near the drain(ll). 
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the difference between the Fermi level and the intrinsic Fermi level 
in the bulk of the substrate. An upper bound to the drain current can 
be obtained from Eq. (12A) by setting L' equal to (L - WS- WD), 
V1 VS+ 2¢ and v2 = VD+ 2¢ or v2 = v2sat whichever is smaller. 
This is equivalent to applying the one-dimensional analysis from 
x1 = WS to x2 = (L - WD) , but instead. of using the correct (but 
unknown) boundary conditions v1 and v2 , we use a lower bound for 
v1 and an upper bound for v2 • As a result the drain current ob-
tained by this approximation is an upper bound to the actual current. 
Standard theory(l6) and this upper bound are compared with experi ment 
for a particular MOS transistor in Figs. 6A,a and b. 
Lower bound 
A lower bound to the drain current is obtained from Eq. (12A) 
by setting L' equal to the source-drain spacing L , v1= VS+ 2¢ and 
V2= VD+ 2¢ or v2= v2sat whichever is smaller. This is equivalent 
to assuming that the one-dimensional analysis is valid from source to 
drain. This approximation underestimates the channel charge per unit 
area near the drain and near the source, because even without the gate, 
the substrate is already depleted near the drain or the source. Thus 
we conclude that this approximation is a lower bound to the drain cur-
rent. This lower bound is compared with experiment in Fig. 6A,c. 
Summary and conclusions 
The gate turn on voltage VGT is obtained from Eq. (9A) by 
setting V = VS+ 2¢ and Q = 0 . The result is 
b) 
1. 5 
Io 
1.0 
0 
x I0-3A 
1. 5 
Io 
1.0 
0 .5 
0 
0 
0 
c) 
x I0- 3A 
1.5 
Io 
1.0 
0 .5 
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- - - exper iment 
-- theory 
,,,,,...---·---· ---·----}2 
2 
2 
6 
3 
3 
3 
Vo 
}1 
4 5 volt 
----}2 
} 1 
4 5 volt 
4 5 volt 
Fig. 6A (a) Standard theory, (b) upper bound and (c) lower bound are 
compared with the experimental drain characteristics of a particular MOS 
transistor. The transistor characteristics are L = 3.4µm, Z = 5lµm, 
VFB =-1.0V, XO= 11MM~I CB= 2.s.1015cm- 3 andµ = 0.0770 - 1.25°10-9 • 
E [m2 /Vsec]. The source voltage is V = OV. All voltages are referred 
s s to the substrate. 
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VFB+ vs+ 2¢ + ~ /2sq CB(Vs+ 2¢) 
0 
0 . If VG > VGT 
(!SA) 
ZC µeff 
____ o _____ µ ______ {eve- vFB- 2¢ -t v;)v; 
+ eff(V' - V )] 
where V' D 
v D S 
0 
x ((V' + 2¢)3/2 - (V + 2¢)3/2]} D S 
VD' = VD , whichever is smaller. 
sat 
The drain saturation voltage VDsat is defined by 
= 0 
VD = VDsat 
(16A) 
(17A) 
(The drain depletion region WD is kept constant during the differen-
tiation). In Eq. (16A) it is understood that sa~ VS and that 
neither the source nor the drain junctions are in forward conduction. 
An upper bound to the drain current is obtained from Eq. (16A) by 
setting a = 1 A lower bound is obtained with a = 0 . The correct 
value of the factor (or function) a can only be obtained from two-
dimensional analysis or from experiment. The present analysis 
guarantees that 0 < a < 1 . 
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Equation (16A) is the same as the standard expression except 
for two additional terms in the denominator: -a(w8+ WD) which takes µ 
into account the depletion regions and eff(V' -V ) which is due to 
v D S 
0 
velocity saturation of the charge carriers. 
The standard expression is quite good even for channel lengths 
as small as 4 µm because the two corrective terms are of similar mag-
nitude and opposite sign. The upper and lower bounds do not differ 
by more than a factor of 2, even for the smallest MOS transistor 
determined by fundamental physical limitations. 
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PART II 
POWER SCHOTTKY DIODE DESIGN AND COMPARISON 
WITH THE JUNCTION DIODE 
E g 
~B 
<P' 
k 
[1.e] p 
m 
0 
m 
m* 
n 
0 
[Po] 
q 
T 
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e 
µ 
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List of Symbols 
Semiconductor energy band gap, eV 
Ab.solute permittivity of the semiconductor 
Electric field 
Maximum electric field in the semiconductor at the 
reverse breakdown voltage VR 
Schottky energy barrier measured from the Fermi level in 
the metal, eV 
Built in potential in junction diode, eV 
Planck's constant divided by 2n 
Boltzmann constant 
Semiconductor thickness 
Electron diffusion length in p region 
Free electron rest mass 
Effective mass of electrons in the metal 
Effective mass of conduction electrons in the semiconductor 
Electron concentration in thermal equilibrium 
Electr9n concentration of intrinsic semiconductor in 
thermal equilibrium 
Hole concentration in equilibrium in the n region 
Donor concentration 
Recombination-generation centers per unit volume 
Electronic charge 
Absolute temperature 
Electron lifetime 
Mobility 
Reverse breakdown voltage of a plane diode, i.e., diode 
with no fringe field effects 
w 
a 
kT Nc 
n= -log [-] 
q e Nd 
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Thermal velocity 
Space charge region thickness 
Capture cross-section of generation-recombination 
center asstnned equal for electrons and holes 
Energy difference (in eV) between the conduction band 
edge and Fermi level in the bulk of the semiconductor. 
N is the conduction band effective density of states. 
c 
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1. Schottky Diode Characteristics 
Consider an n-type semiconductor with a rectifying Schottky 
barrier on one side and an injecting contact on the other, as shown 
in Fig. 1. We assume that both contacts are blocking for holes so 
that hole current can be neglected. For low reverse bias the dominant 
current flow mechanism is thermionic emission due to the electrons 
which acquire sufficient thermal energy to go over the energy barrier 
from the metal to the semiconductor as shown in Fig. 2. We refer to 
this thermionic current density as JTE • In this figure is also 
shown schematically the energy distribution of electrons which con-
tribute to the current. This distribution is peaked at some energy 
E 
XO 
For thermionic emission E ~ E + q¢ 
XO F As the reverse bias 
is increased the barrier becomes thinner and excited electrons with 
sufficient thermal energy tunnel through the energy barrier from the 
metal to the semiconductor. This current density (JTFE) is referred 
to as thermionic field emission. In this case E < E < (EF + q ¢) • F XO 
As the reverse bias is further increased E decreases until it 
reaches the Fermi level, i.e., E 
XO 
sion regime and is also shown in Fig. 2. 
XO 
This is the field emis-
Apart from these reverse current mechanisms of the Schottky 
barrier, there is avalanche multiplication and breakdown in the 
semiconductor, as in a reverse-biased one-sided step junction diode. 
In Fig. 3 are plotted the current contributions of a reverse biased 
Schottky diode. It can be seen that the reverse voltage of a 
Schottky diode is limited either by avalanche breakdown 
-62-
r qcp 
-------
EF / 
Metal n -type semiconductor Metal 
Fig. 1 Energy diagram of a Schottky diode. Electron energy is 
plotted vertically. The conduction and valence bands of the n-type 
semiconductor are shown. The rectifying Schottky barrier is on 
the left and the injecting contact for electrons is on the right. 
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TE 
Metal Semiconductor 
Bias + 
Fig. 2 Expanded view of the metal-semiconductor interface of the 
diode of Fig. 1 under high reverse bias. As the electric field is 
increased, the reverse current goes from thermionic emission (TE), 
to thermionic field emission (TfE) , and etnally to tield emtsston 
(FE). The energy distributions of electrons that contribute to the 
current are shown schematically on the right for the three regimes. 
J 
JTE 
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16 Al- Silicon 105 °C 
I 
14 I I 
I 
12 I I 
I 
Avalanche I 10 multiplication I 
Total reverse factor TFE I current I 
8 I 
I 
I 
6 I 
I 
/ 
4 / 
2 
I TE 
0 
30 50 100 v 200 5oo Volt 
Fig. 3 Three current contributions of a reverse biased Schottky 
diode: thermionic emission (TE), thermionic field emission (TFE) 
and avalanche multiplication. In this case avalanche breakdown 
limits the reverse voltage o~ the aiode. (This is an Al-Si diode. 
The silicon has a doping concentration Nd = l.6·1015cm-3. The 
TFE curve is calculated. The avalanche curve is only schematic). 
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* or by thermionic field emission current • It will be shown in con-
nection with Fig. 9 that for silicon Schottky diodes with a reverse 
breakdown voltage higher than ~ 5V avalanche is the limiting factor. 
For lower voltage diodes the limiting factor is thermionic field 
emission. 
The thermionic emission reverse current density is 
2 qm(kT) 
27T2 h3 
exp [- _gj_] kT ( 1 ) 
where 4> is the Schottky barrier height and m is the effective mass 
of the electron in the metal. (Image force lowering has been neg-
lected). Equation (1) is plotted in Fig. 4. Thermionic field 
emission current density is approximately 
2 q/kTAm ~ 
(2'TT) 3/2 ti 2 lrii*" 
exp [ - _gj_ + (fl q ~F 2 ] 
kT 24 • m*(kT) 3 
(2) 
where ~ is the electric field at the metal-semiconductor interface, 
m* is the effective mass of the electron in the semiconductor, and 
A is of the order of unity. Equations (1) and (2) are derived in 
Appendix 1. The ratio of thermionic field emission to thermionic 
emission current JTFE/JTE is plotted in Fig. 5. It can be seen from 
this figure and from Fig. 3 that the thermionic field emission current 
resembles a "soft" reverse breakdown. Equation (2) uses the effective 
mass approximation. A more accurate determination of JTFE and JFE 
is outlined in Appendix 3. 
* In exceptional cases pure field emission may be the limiting factor, 
see Section 6. 
Amp. 
cm2 
0.4 
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Fig. 4 Reverse tnermionic emission current density JTE of a Schottky 
diode as a function of barrier height ~ and temperature. The effective 
mass m of the electrons in the metal has been set equal to the free 
electron rest mass m0 • 
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Fig. 5 Solid lines: Ratio of thermionic field emission to 
thermionic emission current, JTFE/JTE' as a function of temperature 
and the electric field ~ at the metal-semiconductor interface. For 
this plot A has been set equal to unity. The dot-dash lines are 
the contours at which the current distribution is peaked at the 
indicated energy below the barrier peak ~b = EF + q~ - Ex . Dashed 
lines: zone where WKB and integral approximations breakdof;hi (see 
Appendix 1) . 
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An idealized forward characteristic of the device is sketched 
in Fig. 6. From A to B we have a thermionic emission regime, i.e., 
most of the forward voltage drop occurs across the depletion region. 
From B to C the ohmic drop across the bulk of the semiconductor 
dominates. This is the ohmic regime. As we increase the forward 
bias the conduction electron concentration increases above its ther-
mal equilibrium value due to injection from the back contact. At C 
the excess carrier concentration becomes comparable to the donor con-
centration. From C to D we have a space charge limited regime with 
a background of positively charged donors. At D the excess carrier 
concentration has raised the electron quasi-Fermi-level enough to 
begin de-ionizing the donors. At E all donors are de-ionized. From 
E to F we have simple space charge limited current. In all cases we 
have assumed that there are no charged traps in the semiconductor. In 
an actual device some of these regimes may not be present, depending 
on the relative position of the change-over voltages. Also there is 
considerable overlap of regimes which is not shown in the figure. 
For currents below point C and for 
voltage drop across the diode is 
v kT l f mJ q oge m*J 
TE 
V ~ kT the forward 
q 
(3) 
where J is the current density, i the thickness of the semicon-
ductor, and µ the electron mobility. The first term is the forward 
junction (thermionic emission) voltage drop and the second term is the 
ohmic drop across the semiconductor. It is assumed that the back con-
tact is a good injecting contact so that its contribution to the 
/ 
A / 
/ 
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Fig. 6 Idealized forward I-V characteristic of an n-type 
Schottky diode free of charge traps. AB is determined by 
thermionic emission, BC by ohmic drop, CD by space charge 
limited current with a background of positively charged donors, 
and EF is simple space charge limited current. Overlap of 
regimes is not shown. 
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forward voltage drop may be neglected. The transition from the ohmic 
regime BC of Fig. 6 to the space charge limited regime CD occurs 
at 
J 
c "' 
2 2 
8 q Nd µ£ 
9 E 
so Eq. (3) is valid as long as J « J 
c 
(4) 
In normal applications 
where the semiconductor is not intrinsic, J is so large that Eq. 
c 
(3) is valid for all practical current densities. In the space charge 
limited regime EF of Fig. 6 (J >> J ) the current density is 
c 
related to the forward voltage drop through(l) 
assuming that no charged traps are present. 
2. Schottky Diode Design 
(5) 
The design of a Schottky diode is an iterative process. First 
a specific metal-semiconductor Schottky barrier is chosen. We check 
whether an adequate injecting back contact can be made on the semicon-
ductor and whether both contacts are metallurgically reliable. We 
also check whether the hole current can be neglected with respect to 
the electron current. For the n-type diode we are now considering 
this is the case if Eg - ¢ - n >> kT /q , where n is the energy dif-
ference (in eV) between the conduction band edge and the Fermi level 
in the bulk of the semiconductor. From an estimate of the maximum 
allowable reverse current density at low reverse voltage JTE we 
determine the maximum allowable junction temperature T from Fig. 
max 
4. The maximum reverse voltage of the diode must now be specified. 
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From it the maximum reverse voltage VR of a plane diode (i.e., a 
* diode with no fringe field effects) can be estimated . This voltage 
VR uniquely determines the doping concentration Nd and the length 
i of the semiconductor as shown below. In first approximation, 
breakdown occurs when the electric field at the metal-semiconductor 
interface reaches some critical value sB . The maximum reverse 
voltage VR is related to SB through 
s i -
qNd 2 
t::;w 
ESB 
-i B 2E qNd 
VR+ ¢ 
s2 
(6) 
E B 
.R, > w 2q Nd 
Notice that the flID.ctional form of Eq. (6) depends on whether or not 
the thickness .R, of the semiconductor is greater than the depletion 
width w at the maximum reverse voltage VR . We wish to choose .R, 
and Nd such that Eq. (6) is satisfied at the desired maximum reverse 
voltage VR and that the conductance of the semiconductor per 'LID.it 
area a = qNdµ/i is maximized. These conditions are satisfied if 
l_ (VR + ~F ~} E(VR + ~F 
2 SB qNd 
and 2 
4 E SB 
9 q(VR+¢) 
Thus, for a given VR we can calculate .R, and Nd if 
(7) 
(8) 
c is known. c,B 
This optimization is valid if the fringe field lowering of the reverse 
*For a Schottky diode with guard ring a paper by Sze and Gibbons( 2) is 
useful. Also, see Reference (3). 
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breakdown voltage is made relatively small. The reverse voltage of 
the diode is limited by thermionic field emission or by avalanche 
breakdown, whichever determines the smallest sB . To determine the 
thermionic field emission limitation we must specify the maximum 
allowable reverse current JTFE at VR From Fig. 5 the maximum 
electric field sB at the metal-semiconductor interface limited by 
thermionic field emission may be determined for a given T 
max 
Although avalanche ionization rates can be estimated theoretically 
for an arbitrary semiconductor, it is more accurate to use experimen-
tal results. (4 5 For some semiconductors, e.g., Ge, Si, GaAs and GaP ' ' 
6) the avalanche breakdown voltages of one-sided step junctions have 
been measured as a function of the doping Nd . Assuming that the 
reverse voltage is limited by avalanche, we can determine Nd 
directly from there data using v = 9 The 9/8 factor breakdown S VR 
arises because the one-sided step junctions used in the experiments 
have !l :> w , whereas the Schottky diode has !l < w at the maximum 
reverse voltage. The argument leading to the 
Fig. 7 and is valid if the ionization rates at 
9/8 factor is shown in 
1 s = 3 sB are negli-
gible. Knowing Nd we can determine from Eq. (8) the maximum elec-
tric field sB limited by avalanche breakdown. We use sB determined 
by thermionic field emission or by avalanche breakdown (whichever is 
smaller) to calculate !l and Nd from Eqs. (7) and (8). The forward 
characteristics of the diode can now be obtained from Eq. (3). If this 
forward IV characteristic is not adequate for the specific application 
other metal-semiconductor Schottky barriers must be considered. 
c:B 
-73-
x 
Fig. 7 Electric field ~ in an optimally designed Schottky 
diode at maximum reverse voltage VR. The metal semiconductor 
interface is at x = 0 and the back injecting contact is at x = t. 
The cross-hatehed area represents VR + ¢. If the reverse voltage 
is limited by avalanche breakdown, the total triangle area is the 
av~lanche breakdown voltage VR + ¢' of a one-sided step junction 
diode (for which tn ~ ~ £). Notice (VF._ + ¢') = i (VR + ¢). 
3. Exampie 
We wish to design an n-type silicon Schottky diode with a 
reverse breakdown voltage VR of lOOV. (This is the reverse break-
down voltage of a plane diode and can be approached by proper consi-
deration of the fringe fields). First we consider a gold-silicon 
Schottky barrier which has ¢ ~ 0.79V (?). We shall set the maximum 
allowable reverse current density JTE equal to 10 mA/CJn2 since this 
gives a reasonable upper limit to the power dissipation of the reverse 
biased diode. From Fig. 4 we find that the gold-silicon junction has 
JTE = 10 mA/cm2 at T = 155°c. Gold makes a poor metallurgical con-
tact on silicon. Therefore, we shall consider aluminum which produces 
a barrier height of ¢ = 0.69V on silicon( 8). With this barrier 
height we obtain a reverse current density of 2 JTE = 10 mA/cm at 
105°c, so we shall limit the maximtnn temperature to this value. Assum-
ing that the reverse voltage is limited by avalanche breakdown, we 
determine the doping concentration Nd directly from measured 
avalanche breakdown voltages in silicon one-sided step junctions. We 
enter V = ~ • lOOV (instead of VR = lOOV, as discussed in the previous 
section) in the avalanche breakdown voltage versus doping concentra-
tion plot(4), to find 15 -3 Nd= 1.6 • 10 cm • From Eq. (8) this gives 
. 5 
~B = 2.4 •10 V/cm. To determine the thermionic field emission limita-
tion we specify the maximum allowable current, at the reverse voltage 
VR , to be 
and A ~ 1 
JTFE = 10 •JTE(l05°C) . Using Fig. 5 
we get /m
0
/m* ~B ~ 0. 86 • 106v /cm . 
with T = 105°c 
max 
For conduction 
5 
electrons in silicon m* = 1.1 m
0 
, so ~B ~ 9 • 10 V/cm . Since the 
I I 
maximum electric field ~B determined by avalanche breakdown is 
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smaller, it is avalanche that limits the reverse voltage of the diode. 
Thus we set Nd= 1.6 • l015 cm- 3 and, from Eq. (7), i = 6.4 µm 
Using the last term in Eq. (3) we obtain the resistance of the semi-
conductor times the diode area equal to -3 2 3. 4 • 10 st cm . We have used 
2 µ = 735 cm /Vsec for electrons in silicon with a doping Nd 
1.6 • l015 cm-3 and a temperature of 105°c. The transition from the 
ohmic regime to the space charge limited regime occurs at a current 
density given by Eq. (4): 4 2 J =2.7•10A/cm. 
c 
The forward voltage 
drop given by Eq. (3) is valid for J < J , i.e., for all practical 
c 
current densities. From Eq. (3) the forward voltage drop at 
J = 100 A/cm2 and 105°c is 0.64V. The finished device structure is 
shown in Fig. 8. + The n layer is to obtain a good ohmic contact to 
the · n region and for mechanical support of the device. The three 
reverse current components of this diode have been plotted in Fig. 3. 
We have repeated the design for several values of reverse breakdown 
voltage; the results are plotted in Fig. 9. For this figure, the 
reverse voltage limited by thermionic field emission is defined to 
occur when JTFE/JTE ~ 10 at 105°C. 
4. Space Charge Limited Diode 
In this section we shall compare the performance of two 
high voltage Schottky diodes; one with an n-type semiconductor and 
one with an intrinsic semiconductor. We assume that the forward 
voltage drop is substantially greater than the Schottky barrier energy 
so we neglect the voltage drop at the barrier. We also assume that 
the reverse breakdown voltage VR occurs when the maximum electric 
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0.69eV 
Al 
6.4µ.m .. , 
n- Si 
Fig. 8 Energy diagram of an optimally designed 100 V 
n-type aluminum-silicon Schottky diode. 
Al 
2 5 10 20 50 
VR 
100 200 
Fig. 9 Semiconductor resistance times diode area 
as a function of the reverse breakdown voltage VR 
of an optimally designed n-type silicon Schottky 
diode. Notice that the reverse voltage is limited 
by avalanche breakdown for diodes with VR ~ 5 V 
and by thermionic field emission for lower voltage 
diodes. For this plot avalanche data by Shields(4) 
has been used. 
Volts 
field in the semiconductor reaches the critical value ~B . Removal 
of both these simplifying assumptions favors then-type diode. The 
semiconductor of the i-type diode has a thickness t i = so/~B . The 
optimrnn thickness t n and doping concentration Nd of the semicon-
ductor in then-type diode are given by Eqs. (7) and (8). The forward 
voltage drop of the n-type diode is tn N J for current densities 
q d µn 
lower than that given by Eq. (4). At higher current densities the 
forward voltage drop is approximately j(8Jt 3) / (9µ £) . The forward 
n n 
voltage drop of the space charge limited i -type diode is }EUg£~F/E9‘K£FK 
1. 1. 
At low current densities the forward voltage drop across the n-type 
diode is smaller. At higher current densities the forward voltage 
drop across the i-type diode is smaller. We assume that µn= µi , 
which is reasonable since a high voltage Schottky diode has low doping 
concentration. The forward voltage drop VF at which both diodes have 
the same current density can be calculated from the above equations. 
The result is sc~ 0.26 •VR. In normal applications a diode is used 
at current densities for which VF << 0.26 • VR . In this case the 
performance of an n-type diode is always better than that of a space 
charge limited diode, since for a given forward voltage drop the cur-
rent density in the n-type diode is larger than that of the i-type 
diode. We conclude that for a Schottky diode it is not desirable to 
use an intrinsic semiconductor. On the contrary, for high voltage 
junction diodes a large performance advantage can be obtained by 
introducing a high resistivity layer between the heavily doped p and 
n regions, thus forming a p+i n+ structure. Diodes of this type are 
discussed in the next section. 
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5. Optimum Design of Junction Diodes and Comparison with the 
Schottky Diode 
Tw · t · d' d ill b · d d Fi' rst a p+ in+ struc-o JunC ion io es w e consi ere . 
ture in which the high level diffusion length of electrons and holes 
is one third of the lightly doped i region thickness or larger. In 
this case electron and hole space charges nearly cancel in forward 
conduction, thus inhibiting space charge limiting of current. As a 
result the forward voltage drop across the i region is small. 
Because the conductivity of the i region increases with increasing 
forward current, the i region is said to be conductivity modulated. 
+ The second junction diode to be considered is a p n one-sided step 
junction in which conductivity modulation can be neglected, i.e., the 
hole diffusion length in the n region is much smaller than the n 
region thickness. 
+ The optimtnn design and characteristics of Schottky, p n and 
p +in+ diodes are summarized in Table 1. Some characteristics of the 
p+ in+ diodes are derived in Appendix 2. Notice that the optimum n 
region thickness 5/, 
n 
and doping Nd + of the p n diode are similar to 
those of the Schottky diode. The values of 51,n and Nd have been 
chosen to maximize the conductance of the n region per unit area for 
a given reverse break.down voltage VR . Notice also that the total 
forward voltage drop is the sum of the junction voltage drop v. , 
J 
plus a resistive voltage drop V0 , which is the voltage drop across 
the semiconductor in the Schottky diode, the 
di d th · i i th p+ i n+ di· ode. o e, or e i reg on n e 
+ n region in the p n 
Reverse Break.down 
Voltage VR 
Thickness .(. 
Doping 
Concentration Nd 
Reverse Current 
Density JR 
Forward Current 
Density J 
Resistive Voltage 
Drop Vo 
Total Fontard Voltage 
Drop v 
Storage Charge per u, 
Area qs 
Capeci tive Charge per 
u, Area qc 
Total Switching Charge 
per Wli t Area q 
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Table 1 . See Refs. (12, 13) end Appendix 2 
Schottky 
J = i'.. J eg~ J 
m R 't.kT 
27 • (VR+p) 2 J 
U‘c~ 
vJ + v6 
.; qN -1.exi{q(Eg-p- 'TJ)] 
d kT 
·~ 
qs + qc 
+ P n 
PEso+~ 1 J 
-1Kn=~ 
27• Eso+~D ) 2J 
U‘c~ 
vJ + v6 
"'hJnJ 
E~ 
qs + qc 
.(.2 
!! [j]2 i 
µTi q Li 
vj + .,6 
"' T iJ 
E~ 
qs + qc 
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When switching the diode from the forward conduction state t o 
the reverse blocking state, the stored charge due to excess minority 
carriers must be either swept out or must recombine before the diode 
becomes b l ocking. If the switcbi:rg is done fast enough, essentially the 
entire stored charge must flow in the reverse direction before the 
diode becomes blocking. In addition, to raise the reverse voltage 
from zero to the maximum reverse voltage VR , a capacitive charge 
flows in the reverse direction creating the reverse bias depletion 
region. The stored charge per \lllit area qs and the capacitive 
charge per unit area qc are also shown in Table 1. The three diodes 
have the same capacitive charge if they are limited by avalanche 
breakdown, since then they have the same maximum electric field t,:B 
at the breakdown voltage VR • Once we have the optimum design and 
characteristics of the Schottky, p+n and p+ in+ diodes, we may 
compare their performance in any given application. To do this we 
assume that the three diodes are designed to have the same reverse 
breakdown voltage and that the barrier height of the Schottky diode 
is chosen so that the reverse current densities of the three diodes 
are of the same general order of magnitude at the maximum junction 
temperature. We may then compare directly the forward voltage drop 
and the stored charge of each device as shown in Table 1. It is 
+ interesting to note that for the Schottky and p n diodes the resistive 
voltage drop V0 is only a ftmction of vi J and the semiconductor 
characteristics, provided that VR >> ¢' . Thus, if the reverse 
breakdown voltage of a diode is doubled, its resistive voltage drop 
V0 is the same at 1/4 the forward current density. As an example 
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we have plotted in Fig. 10 the forward voltage drop and the total 
switching charge per unit area of three 400V silicon diodes as a 
function of forward current density. It can be seen from this figure 
that at high current densities the p+ in+ diode has the lowest for-
ward voltage drop. + The Schottky and p n diodes have the same resis-
tive voltage drop, but the Schottky diode has a smaller junction 
voltage drop. The p+ in+ diode has the highest stored charge, while 
the Schottky diode has the least. 
6. Silicon Carbide Schottky Diode 
We wish to design an n-type SiC Schottky diode with V = 600V R 
and T 
max 
200°C We set the maximum allowable reverse current 
density (at 600V and 200°C) equal to 10mA/cm2 , which gives a reason-
able upper limit to the power dissipation of the reverse biased diode. 
0 The following characteristics of SiC (15R polytype) at 200 C are 
assumed: 
m* 
µ 
E = g 
0.28 m 
0 
2 170 cm /V sec 
2 .80 eV 
l_ E = 1. 40 eV 2 g 
E 10.2 E 
0 
for Au, Ag or Al (9) 
Using thermionic field emission theory we find E, = B 
6 2 2.4 •10 V/cm from Eq. (14A) of Appendix 1 with JTFE = 10 mA/cm at 
200°C. The maximum electric field E,B limited by avalanche is 
approximately 6 • 106 V/cm (lO) so avalanche does not limit the re-
verse voltage of this diode. Using Eq. (llA) of Appendix 1 we obtain 
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Volt Silicon 
VR = 400 Volt 
4 27°C 
3 
v 
2 
lKK_~~~__K~~~~-D-~~~~-D-~~~__I 
x I0-7 Cb 
cm2 
16 
12 
q 
8 
4 
J 
Fig. 10 Forward voltage drop V and total switching charge per 
unit area q as a function of current density for three 400 V 
silicon diodes. q is the sum of the capacitive charge q and the 
c 
stored charge q . The high level lifetime of the charge carriers 
in the p+ n dio~e is T = 2.5 n sec. The At-Si Schottky diode has 
~ = O. 69 V and the p+ i n+ diode has t 1 = ff which corresponds 
to Ti ::: 120 n sec. Li 
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E + q¢ - E = 1.18 eV , indicating that the thermionic field emission F XO 
theory is not applicable in this case for two reasons: i) tunneling 
occurs near the Fermi energy in the metal, so that the Boltzmann 
approximation to the Fermi distribution (see appendix) is not valid, 
i.e., we are in the transition from thermionic field emission to pure 
field emission; ii) tunneling occurs near the middle of the energy b and 
gap of the semiconductor where the effective mass approximation is not 
valid. A more accurate calculation outlined in Appendix 3 gives 
~ = 2. 09 • 106 V/cm and EF+ q¢ - E = 1.35 eV • A diode with B XO 
v = 600V and T = 200°c has .R.=4.3].lm (from Eq. (7)) and 
R max 
N = 1. 8 • 1016 cm -3 (from Eq. d ( 8)) • The forward voltage drop at 
J = 300 A/cm2 and at 200°c is l.25V. A 600V SiC Schottky diode de-
0 
signed to operate at a maximum temperature of 300 C would have a for-
ward voltage drop at 2 J = 200 A/cm and at 300°c of l.3V. This is, 
however, a theoretical prediction which has yet to be proven experi-
mentally. 
7. Conclusion 
Because the Schottky diode is a one-carrier device, it has 
both advantages and disadvantages with respect to the junction diode 
which is a two-carrier device. The advantage is that there are prac-
tically no excess minority carriers which must be swept out before the 
diode blocks current in the reverse direction, i.e., a much faster 
recovery time. The disadvantage of the Schottky diode is that for a 
high voltage device it is not possible to use conductivity modulation 
as in the pin diode; since charge carriers are of one sign, no charge 
cancellation can occur and current becomes space charge limited. The 
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Schottky diode design is developed in Section 2 and the characteris-
tics of an optimally designed silicon Schottky diode are summarized 
in Fig. 9. Design criteria and quantitative comparison of junction 
and Schottky diodes is given in Table 1 and Fig. 10. Although some-
what approximate, the treatment allows a systematic quantitative 
comparison of the devices for any given application. 
The Schottky diode is superior to the junction diode if the 
latter has no conductivity modulation. If the stored charge is at 
all important the Schottky diode is also superior to the silicon 
junction diode with conductivity modulation if at the current densi-
ties of interest the Schottky device has a resistive voltage drop 
small compared to its junction voltage drop. This can be the case if 
the semiconductor of the Schottky diode has a high enough band gap. 
The relatively low energy band gap of silicon limits the maximum tem-
perature of a silicon Schottky diode to 100-150°C. Higher band gap 
materials such as SiC can be used with a higher Schottky barrier 
energy. Thus the maximum working temperature and/or the maximum 
electric field ~ limited by thermionic field emission or by pure 
field emission, is increased. Due to the higher band gap the maximum 
electric field ~ limited by avalanche breakdown is also increased. 
The semiconductor conductance per unit area (which is proportional to 
~F can therefore be increased. Thus the use of materials such as 
SiC may result in Schottky diodes with virtually no stored charge and 
with an 1-V characteristic comparable to the best available pin 
silicon diode. 
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APPENDIX 1: THERMIONIC EMISSION AND THERMIONIC FIELD EMISSION 
IN A REVERSE BIASED SCHOTTKY DIODE 
We shall consider only electron currents as shown in Fig. 2. 
The results can be modified for hole currents. The number of quantum 
mechanical states per unit volume, with momentum in the volume element 
dp dp dp is 
x y z 
dN 
dp dp dp 
X Y Z qt 
(2 'ITfi) 3 
(lA) 
where q' is the spin degeneracy factor, which is 2 for electrons. 
The probability that a state of energy E is occupied by an electron 
is given by the Fermi probability distribution: 
F(E) 1 
E-EF 
!::: exp[---] kT (2A) 
for (E - EF) /kT > 1 . This equation is valid if we are not too far 
from thermodynamic equilibrium. The dispersion relation for an elec-
tron in the metal is 
2 2 + 2 + 2 
E .L = 
PX PX Pz 
2m 2m (3A) 
and the x-component of its velocity is 
PX 
v 
x m 
(4A) 
where m is the effective mass of the electron in the metal. (Equa-
tion (4A) is a relation between expectation values.) We choose the 
(y,z) plane to coincide with the metal-semiconductor interface. Then, 
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in the metal, the electrons with positive px are incident on the 
metal-semiconductor interface. The current contribution of electrons 
with positive in the range from p 
x 
to p + dp 
x x 
is 
dJ I qvx F(E)dN "[~ 00 2 2 + J qpx [ PX + Py dp dp y z -;--- exp - 2m kT 
-00 
dJ 
where 
gmkT 
2n2-ri 3 
E 
x 
E - E 
exp [- x F] kT 
EF (2:)3] dp x exp[kT] x 
dE 
x 
p; l 
(SA) 
(6A) 
To get the thermionic emission current density we integrate (SA) from 
Ex = EF + q¢ to infinity. This gives 
2 
qm(kT) exp[- s._2] 
2i -h3 kT (7A) 
To get the thermionic field emission current density we must multiply 
(SA) by the probability P(E ) 
x 
that an incident particle will go 
through the barrier. This probability is a function of E 
x 
and not 
of the total energy E • This becomes clear when the three-dimensional 
Schrodinger equation is reduced by separation of variables into three 
one-dimensional equations. Using the WKB approximation 
P(E ) 
x 
A exp [ -2 J kdx] (8A) 
where A is of the order of unity and ik is the propagation vector 
in the semiconductor. The limits of the integration are the classical 
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Fig. 11 Exponent in Eq. (lOA) of Appendix 1 
as a function of electron energy measured from 
the Schottky barrier peak. 
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E = E keeping only up to the quadratic term, and extend the limits 
X Xo 
of integration from -oo to +io • This gives 
JTFE = q2 lkT Amt; exp[ 35E.+ (nql;)2 J 
(27T) 3/ 2 112 /iii* L · kT 24 • m*(kT) 3 (13A) 
From Eqs. (7A) and (13A) we get 
4.32 • 10-4 
-9 2 
102 .15•10 • z • z • (14A) 
where z - Im /m* l;/T312 in MKS units. Equation (14A) is plotted in 
0 
Fig. 5. The WKB approximation (Eq. (8A)) and the integral approxima-
tion are valid for f kdx ~ 1 . A detailed solution of the Schrodinger 
equation for the potential shown in Fig. 2 gives the probability 
P(E ) of Eq. (8A) with A of the order of unity. There is some dis-
x 
(11) 
cussion regarding the appropriate mass m in Eq. (7A). In our 
present approximation it is tmimportant whether m is the effective 
mass of the electron in the metal or in the semiconductor. 
APPENDIX 2: OHMIC DROP IN p +in+ DIODES 
+ + We consider a p in diode in which the high level diffusion 
length of electrons and holes is one-third of the lightly doped i 
region thickness or larger. In this case in forward conduction the 
electron and hole concentrations are nearly equal and constant 
throughout the i region (12 ). Otherwise large departures from space 
charge neutrality would occur. In forward conduction n ~ p in the 
i region, so the current density due to recombination in this region 
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is approximately (see Reference (13)) 
r. 
l. 
qa N ~ £ 
vth t p+ n i (lSA) 
if recombination is controlled by recombination centers. The electron 
(or hole) concentration in the i region is approximately 
n p (16A) 
since half of the applied junction voltage v. 
J 
is dropped across the 
n+i junction and half across the ip+ junction. The current density 
due to electrons injected into the p + region from the i region is 
. 1 (9) 
approximate y 
r + p 
qa vth Nt n(O)[L] + 
e p 
(17A) 
because n << p in this region. (We assume low level injection to 
+ the p region). A similar expression holds for the current density 
+ due to holes injected into the n region from the i region. [L ] + 
e p 
+ is the electron diffusion length in the p region. n(O) is the 
+ 
electron concentration in the p interface, and satisfies the ine-
quality 
since V. 
J 
2 
ni qVj 
- exp[-] p kT 
+ is the total applied voltage across the n i and .+ lp 
(18A) 
junctions. The equa~ sign holds when there is no recombination in the 
i region. The ratio of current due to recombination in the i region 
+ to the current injected into the p region is given by 
r. i . 
_i_ > L i 
r + - n. 2 IL ] + 
P i e p 
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t. 
1. 
2IL J + 
e p 
q (E - V.) 
I g J ] exp 2kT (19A) 
+ if the Fermi level in the p region is near the valence band edge. A 
+ similar expression holds for the n region. It has been assumed that 
the recombination center density N . h . h + . is t e same in t . e n , i and 
t · 
+ p regions. Since at practical current densities v. is smaller than 
the bandgap 
J 
E by several kT/q , we conclude that most of the g 
recombination occurs in the i region, unless Q, i is very much 
smaller than the diffusion lengths L • Thus we shall consider a 
p +in+ diode in which all the recombination occurs in the i region. 
In forward conduction the electron and hole concentrations are nearly 
equal and constant throughout the i region. Otherwise large de-" 
partures from space charge neutrality would occur. The forward current 
density is approximately 
J = (20A) 
where q = qn£ . is the total electron (or hole) charge per unit area 
s 1. 
in the i region and Ti = 2/ov thNt is the high level lifetime of 
electrons or holes. The voltage drop across the i region is approxi-
mately 
Q, . 
__ i_ J 
qn J1 (21A) 
where, for our purposes, the high level diffusion length of electrons 
and holes in the i region is given by Li = j~q )1 Ti . Here J1 is 
the average of the electron and hole mobilities in the i region. This 
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expression for V0 
(12)* is within 20% of that given by Shields . 
APPENDIX 3: FIELD EMISSION IN A REVERSE BIASED SCHOTTKY DIODE 
To calculate the field emission current density we can no 
longer use the Boltzmann approximation to the Fermi probability dis-
tribution. Using the first half of Eq. (2A), Eq. (SA) becomes 
dJ (22A) 
dJ is the current density in the metal of the electrons which are 
incident on the metal-semiconductor interface (i.e., electrons with 
positive p ) and which have 
x 
E 
x 
in the range dE 
x 
at E 
x 
We must 
multiply Eq. (22A) by the probability P(E ) that an incident elec-
x 
tron will cross the energy barrier. P(E ) 
x 
is given by Eq. (8A): 
EC 
P(E ) 
x A exp [ - 2 f k : dE] = A exp [ - ~ s f k dE ] 
E 
x 
(23A) 
For field emission the energy distribution of electrons that contrib-
ute to current is peaked at E ~ EF , where 
XO 
is the Fermi energy 
in the metal. Unless the Schottky energy barrier is a small fraction 
of the semiconductor band gap, the effective mass approximation is no 
longer valid. We use a two band model for the E vs. k dispersion 
. (14) 
relation . 
(24A) 
* When comparing,note that the high level diffusion length used by 
Shields corresponds to Li I 12 
-9R~ 
where E. = (E + E ) / 2 • The thermionic field emission or the field 
i v c 
emission current density is obtained by multiplying Eqs. (22A) and 
(23A) and integrating. The integration is straightforward with a 
digital computer. 
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PERMITTIVITY OF STRONTIUM TITANATE 
In the present investigation we interpret measurements of per-
mittivity of perovskite strontium titanate performed by Dr. Richard 
Neville. For completeness the experimental procedures are presented 
briefly in the next section. 
1. Experimental Evidence 
Wafers of single crystal perovskite strontium titanate (SrTio3 ) 
were prepared as described in Reference (1). Capacitors formed by 
evaporating gold uniformly on one side of the wafers and circular gold 
contacts on the other side, were used to measure the permittivity of 
strontium titanate as a function of crystal orientation ([001], [011] and 
[111]), temperature (from 4.2 to 300°K), D.C. electric field (from 0 to 
± 23000 V/cm) and frequency (from l KHz to 50 MHz). The wafer thickness 
was alw«:.ys much smaller than the contact diameter so that fringe fields 
could be neglected. The apparent relative permittivity is defined by 
e: 
r 
.{,I 
jwe: AV 
0 
(l) 
where .{, is the wafer thickness, A is the contact area, I and V are 
the current and voltage phasors, w is the angular frequency and e: is 
0 
the permittivity of free space. The apparent permittivity below 65°K is 
found to be dependent on how the samples are cooled. If the samples are 
cooled with no applied electric field, the apparent permittivity below 
65°K is frequency dependent, exhibiting a "resonance" between 1 and lO MHz 
as shown in Fig. l. If the samples are cooled with an applied electric 
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multi - domain SrTi0 3 
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Fig. 1 Magnitude and angle of the apparent relative permittivity of 
perovskite strontium titanate in the [001], [011] and [111] directions, as 
a function of frequency. These measurements were made at 4.2°K and with an 
applied D.C. electric field of 10 V/cm. These crystals were cooled with no 
applied electric field. The sample orientation has a one-sigma error± 1° 
and the permittivity has a one-sigma error of ± 3%. Data by R. Neville. 
-99-
4 field in excess of 2•10 V/cm, the permittivity is fowid to be independent 
of frequency in the measured range from 1 KHz to 50 MHz, and is presented 
in Fig. 2 as a function of temperature, orientation and D.C. electri~ 
field. 
We roust now make a digression. The perovskite strontium titanate 
0 0 0 lattice is cubic above llO K, tetragonal between 110 K and 65 K and ortho-
(2) 
rhombic below 65°K The wiit cell a.xis are therefore orthogonal at all 
temperatures of interest. Above ll0°K the three wiit cell axes are equal. 
As the crystal is cooled below ll0°K one of the three unit cell axes elon-
gates slightly to form the tetragonal c a.xis. The two remaining unit 
cell axes differentiate when the crystal is cooled below 65°K, thus form-
ing the orthorhanb:ic lattice which has three unit cell axes of differing 
lengths. The distortion from a cubic lattice is small. For the ortho-
rhombic lattice a:b:c 0.9998: l:l.0002( 2). 
The frequency independent permittivity indicated in Fig. 2 is 
also obtained if the electric field (in excess of 2•104 v/cro) is applied 
to the crystal only while cooling through the ll0°K and 65°K phase 
transition temperatures (i.e. from 113 to 107°K and from 68 to 63°K). 
Application of the electric field at other temperatures has no effect on 
the low temperature permittivity. If the electric field is applied only 
while cooling through the 65°K phase transition, the complete anomalous 
resonance is observed. If the electric field is applied only past the 
llo°K phase transition, about lC!'/o of the anomalous resonance is observed. 
A single sample can exhibit successively the frequency dependent and 
frequency independent behavior, depending on how the crystal is cooled. 
We interpret the foregoing observations as follows: When the 
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Fig. 2 Relative permittivity of perovskite strontium titanate as a 
' function of temperature, D.G. electric field and orientation. These 
crystals were cooled with an applied electric field of 23000 V/cm. The 
permittivity is independent of frequency in the measured range from 
1 KHz to 50 MHz. Data by R. Neville. 
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cubic crystal is cooled past ll0°K with an applied electric field, one 
of the unit cell axis elongates slightly to form a single domain te-
tragonal crystal. While cooling the single domain crystal past 65°K 
with an applied electric field, the remaining two unit cell axis dif-
ferentiate to form a single domain orthorhombic crystal. If the sample 
is cooled past ll0°K with no applied electric field, tetragonal domains 
form with different c-axis orientation (as shown by Lytle( 2 ) and Chang 
et al. (3 )). While cooling the crystal past 65°K with no applied electric 
field, subdomains form with different a-axis orientation. We shall refer 
to the crystals cooled with (without) an applied electric field as 
single-domained (multi-domained). 
* In the measured directions ([001], [011] and [111] ), tempera-
ture range (from 4. 2 to 300°K) and D.C. electric field range (from 0 to 
± 23 000 V/cm), the multi-domain samples have, within ±5%, the same low 
frequency (< 3•105Hz) permittivity as the single domain crystals. 
The curves presented in Fig. 1 were found, within the experi-
mental error, to be independent of the contact diameter, wafer thickness 
and wafer area in the measured ranges from 0.1 to l. 2 cm, O,l to l mm and 
1 to 10 cm2 respectively. In particular, the frequency of the anomalous 
resonance is not determined by the dimensions of the wafer or the contact. 
The apparent permittivity was also found to be independent of the ampli-
tude of the A.C. electric field applied to the crystal, in the measured 
* All crystal directions cited in this investigation correspond to the 
cubic lattice above ll0°K. 
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* range from 0. 3 to 15 V/cm peak. The phenomenon that causes the anoma-
lous resonance is therefore linear, at least within the measurement 
range considered above. The frequency of the peak of the "resonance " 
does not change (within ±5%) with temperature as the crystal is heated 
above 4. 2°K. The "resonance" gradually disappears as the temperature i s 
increased and the apparent permittivity becomes frequency independent at 
55 ± l0°K. 
No thermal or electrical hysteresis or charge conduction was 
observed within the measurement ranges and measurement errors. Thus no 
evidence of a paraelectric to ferroelectric transition was found. 
2 . Single-Domain Strontium Titanate. 
The high permittivity of strontium titanate and its dependence 
on temperature and frequency can be understood in terms of the electri-
cally active optical phonons. From the data presented in Fig. 2, and 
without a detailed knowledge of the ion displacements, it is possible to 
(i) determine the crystal free energy vs. polarization curves at various 
temperatures, (ii) apply the Lyddane-Sachs-Teller relation( 4) and (iii) 
verify the Curie-Weiss law( 5 ). A more detailed knowledge of the crystal 
structure and chemical bonds is required to determine (iv) the ion dis-
placements in the electrically active optical phonon modes. Each of 
these topics will now be considered in turn. 
* Except that the peak of the resonance is 10% lower with an applied A.C. 
electric field of 15 v/crn than with 0. 3 v/crn peak. 
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2 .1 Free Energy vs. Polarization 
At constant temperature the increment of free energy per unit 
volume, F, of a dielectric is given by 
dF = Ee • dP ( 2 ) 
where e is the unit vector in the direction of the macroscopic electric 
field E and P is the polarization density. The permittivity of the 
dielectric in the direction of the macroscopic electric field will be 
denoted by £ Then by definition 
= £-£ 3E O (3 ) 
where £ is the permittivity of free space. From equations (2 ) and 
0 
(3 ) 
and 
E 
P = e • P = J (E-£ 0 )dE • 
0 
(4) 
(5) 
The electric field dependence of the permittivity (see Fig. 2 ) 
can be expressed, within 1%, by 1/£ = A(T) + B(T) IEI 
r 
The observed 
values of A(T) and B(T) are listed in Table 1. The free energy per unit 
volume F was calculated as a function of the polarization density P 
in the [001], [011] and [111] directions, using the data in Table 1. 
The results are presented in Fig. 3. 0 At temperatures at and above 65 K 
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Table 1 Relative permittivity of single domain strontium titanate in 
the [001], [011] and [111] directions as a filllction of tem-
perature (from 4.2 to 300°K) and electric field (from - 23000 
to +23000 v/cm). The relative permittivity is given by 
T 
4. 2 
10 
15 
20 
30 
4o 
50 
60 
65 
70 
77 
100 
120 
200 
280 
300 
E = l/(A+B• IE!). B is expressed in m/V. The permittivity 
r 
is independent of frequency in the measured range from 1 KHz 
to 50 MHz . The permittivity has a one-sigma error of 2% and 
0 the crystal orientation has a one-sigma error of 1 . 
[001] [011] [111] 
A B A B A B 
4.097xl0-5 4.907xlO-lO 3 .882xl0-5 2 .466xlO-lO 7.072xl0- 5 2.005xlO-lO 
4.782xl0- 5 4.8Tj7xl0-lO 4.l42xlo-5 2 .455xlO-lO 7.279xl0-5 1. 996xlO-lO 
5.446xlo-5 4.848xlO-lO 4.546xlo- 5 2 .414xlO-lO 7.477xl0-5 1. 97ix10- 10 
6.175xl0- 5 4.817xlO-lO 5.239xl0-5 2 . 39lxlO-lO 8 .032xlo-5 1. 946xlO-lO 
8 .430xlo-5 4 .438xlO-lO 6.735xl0-5 2.220xlO-lO 9.672xl0-5 l.809xlO-lO 
l. 264xlo-4 3 .777xlO-lO 9.785xl0-5 l.88lxlO-lO l.266xl0-4 l.530xlO-lO 
- 4 6 -10 446 -4 8 -10 6 -4 l.958xl0 3 .15 xlO 1. xlO 1.57 xlO 1.7 9xl0 1. 282xl0 -lO 
-4 -11 -4 8 -11 4 -4 8 -11 3 .184xl0 9 .852xl0 2.290xl0 5. 27 xlO 2. 75xl0 3 . 79xl0 
3 .937xl0 -4 o.o 2 .833xl0 -4 o.o 2 .890x10-4 o.o 
4.484xlo- 4 o.o 4 -4 3.2 7xl0 0.0 3 .300x10-4 o.o 
5. 319xl0-4 0.0 3.788xlO -4 o.o 3 .876xlO -4 o.o 
7.813xl0 -4 0.0 5.650xlo-4 0.0 5.780x10-4 0.0 
l.099xl0-3 0.0 7.299xl0-4 0.0 7.463xl0-4 o.o 
1. 923xlo- 3 0.0 l. 370xlo-3 0.0 l.399xl0-3 0.0 
2 .SOlxl0-3 0.0 2 .020xlo-3 0.0 2 .058xlo-3 o.o 
3 .030xlo-3 o.o 2 .183xlo-3 0 .0 2 . 232xlo-3 0.0 
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Fig. 3 Strontium titanate crystal free energy as a function of 
polarization, calculated for several temperatures and crystal orientations. 
The origins of free energy and polarization have been chosen so that F = 0 
and P = 0 when the electric field E = 0. 
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the free energy is quadratic in the polarization. Below 65°K the free 
energy for large polarization departs from a P2 dependence and increases 
more rapidly. 
2 . 2 Lyddane - Sachs - Teller Relation 
The LST relation (4 ) is given by: 
(6) 
where is the frequency of a long wavelength transverse optic phonon, 
w1 is the frequency of the corresponding long wavelength longitudinal 
optic phonon, and E(o) and E( 00 ) are permittivities at frequencies 
below and above wT respectively. Equation (6) can be applied to all 
the optic phonon frequencies, yielding the generalized LST relation 
2 
WLi 
= n: --
. 2 
J. WTi 
(6) 
(7) 
Here E(o) and E( 00 ) are the permittivities at low and at optic fre-
quencies respectively. It is expected theoretically( 5) and confirmed 
experimentally(7) that the only optical phonon frequency strongly tern-
perature dependent is the transverse optic mode of lowest frequency, also 
called the "soft" phonon mode. Since the permittivity at optic frequen-
cies is not very sensitive to temperature, we expect from Eq. (7) that 
the product 2 E( o) wT Soft is independent of temperature. Using the 
measured permittivities in the [OOl] direction and the "soft" phonon 
-107-
frequencies measured by Cowley(7), Worlok and Fleury(B), kil~en and 
Skinner(9), and Barker and Tinkham(lo), it is found that 
6 28 - 2 9. 5±0. 3 •10 sec 
independent of temperature and electric field in the measured ranges 
(8) 
0 0 * from 30 K to 300 K and 0 to 12000 V/cm . wT Soft is expressed in radi-
ans per second. The [001] direction was chosen because Cowley measured 
the frequency of phonons propagating in this direction. 
Using Eq. (6 ) it is possible to calculate the permittivity at 
frequencies above the "soft" phonon frequency. The lowest four trans-
verse and longitudinal optic phonon frequencies are listed in Table 2 . 
The longitudinal modes corresponding to each transverse mode were de-
termined by requiring that Note that the modes 2 and 3 
have wL = wT , which implies that for these modes the polarization due 
to ion displacements is zero( 5 ). This implication is confirmed by the 
displacements calculated by Cowley(7) for these two modes. The relative 
permittivity calculated from Eqs. (6) and (8) and the data presented in 
Table 2 is E = 12.l 
r 
between the "soft" phonon frequency 
12 0 12 (2 .7•10 Hz at 296 K) and 16.4•10 Hz, and E = 5.35 
r 
above 
12 16 .4•10 Hz, in good agreement with the permittivity of strontium 
titanate at optical frequencies. Thus we have confirmed the generalized 
IST relation. The permittivity of single domain perovskite strontium 
titanate as a function of frequency is presented in Fig. 4. 
* 2 Non-systematic variations of Er(o) wT Soft as a function of electric 
field at 8°K might be due to differences between our samples and those 
of Worlok and Fleury. 
Table 2 
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12 Frequency (in units of 10 Hz) of long wavelength transverse 
optical phonons and frequency of the corresponding long wave-
length longitudinal optical phonons. Data from Cowley and 
others (7). 
Mode Transverse Longitudinal 
1 2.73 at 296°K 14. 2 
2 5.10 5.10 
3 7 ,95 7,95 
4 16.4 
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Fig. 4 Permittivity of strontium titanate in the [001] direction as a 
function of frequency. 
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2 .3 Curie - Weiss I.aw 
It can be seen in Fig. 5 that the permittivity of strontium 
titanate with essentially no applied D.C. electric field follows the 
Curie-Weiss relation( 5) l / E ~ (T-T ) from 4o to 300°K, with a Curie 
r c 
temperature of T = 30 ± 2°K 
c ' 
which is the same for the three crystal 
orientations. Departures from the Curie-Weiss law occur at temperatures 
below 4o°K with no applied D.C. electric field, and below 65°K with an 
applied D.C. electric field as shown in Fig. 2 . 
2 .4 Ion Displacements 
If a static electric field is applied to strontium titanate, the 
strontium and titanium ions are slightly displaced with respect to the 
oxygen ions. The displacement of each of the 5 ions in the unit cell are, 
in general, different and cannot be obtained from permittivity measure-
ments alone(T). There is some debate whether the "soft" transverse phonon 
is mainly due to motion of the strontium ions or the titanium ions. 
Cowley(7) favors titanium ion displacements while Bell and Rupprecht(ll), 
I.ast(l2 ), and Spitzer et al. (l3 ) favor strontium ion displacements. 
Let us consider the crystal structure of perovskite strontium 
titanate. The unit cell is a cube with a Ti4+ ion at the body center, 
2- 2 
surrounded by 0 ions at the face centers and Sr + ions at the cube 
corners. The charge indicated for each ion is correct only if the crystal 
bonds are purely ionic. The charges are smaller if the bonds are par-
tially covalent. The atomic weights and approximate ionic radii are 
40 80 
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120 160 200 240 280 320 
T (°K) 
Fig. 5 Inverse relative permittivity of strontium titanate as a function 
of temperature with crystal orientation as a parameter. The applied D.C. 
bias field is 10 V/cm. Data by R. Neville. 
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sununarized in Table 3 . If the ions are assumed to be solid spheres, the 
lattice constant would be 4.ooR if determined by the 0-Ti distance, P K4R~ 
if determined by the 0-Sr distance and 3 .73R if determined by the 0-0 
distance. The lattice constant is thus determined by the 0-Ti bond. The 
actual unit cell cube edge is 3 .9.R( 2 ). If the ions were solid spheres, 
the p~+ ion would be free to move at least o. 3R from its equilibrium 
position. This freedom of motion of the Sr ion might give rise to the 
"soft" phonon mode. We shall see, however, that the ion displacements 
are quite small, so that Ti ion motion might also be important. 
The greatest polarization density indicated in Fig. 3 is 
9.87•10- 2c/m2, which is obtained by applying an electric field of 23000 
v/cm in the [Oil] direction at 4.2°K. Taking into account the electronic 
polarizability( 5), this polarization density corresponds to a o.075R 
displacement of the Sr2+ ions, or to a o.037R displacement of the Ti4+ 
ions with respect to the rest of the lattice. 
Let us consider the free energy vs. polarization curves of Fig. 3 . 
At low polarization densities F'XP2 which is characteristic of linear 
restoring forces. At higher polarization densities there is departure 
from F'XP2, indicating a "hardening" of the restoring forces. The 
nearest neighbor Ti-0 distance decreases fastest if the Ti ion is 
displaced in the [001] direction, and least if the Ti ion is displaced 
in the [lll] direction. Thus if Ti ion displacements are significant, 
we expect the greatest departure from F'XP2 for electric fields applied 
in the [001] direction and the smallest departure for fields applied in 
the [111] direction. This is in fact observed in Fig . 3. If only the 
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Table 3 Approximate ionic radii and atomic weights of T .4+ 2-l ' 0 
S 2+ 
r ' 
obtained from the 5lst edition of the Handbook of 
and 
Chemistry and Physics published by The Chemical Rubber Company. 
Radii, ~ o.68 
Atomic Weight 
2 -0 
1.32 
16.o 
2+ Sr 
1.12 
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Sr ion were displaced with respect to the rest of the lattice, we would 
expect the greatest departure from F'XP2 in the [011] direction and the 
smallest departure in the [001] direction. The "hardening" of the re-
storing forces is therefore indicative that the Ti ion motion is 
significant. 
Verification of the theory of ionic dielectrics( 5 ) is complicated 
in strontiwn titanate by the fact that there are two important active 
optic modes (modes land 4 of Table 2). The theory for cubic lattices 
with two ions per unit cell can be generalized in a simple manner by 
making the important approximation that the local electric field is the 
same at all ion sites. To test the theory we shall make the following 
additional simplifying approximations: (a) the lattice formed by the 
oxygen ions is rigid, (b) Mode l of Table 2 is assigned to oscillation 
of the strontiwn ions with respect to the rest of the lattice as indi-
cated by Last(l2 ), and (c) Mode 4 is assigned to oscillation of the 
titaniwn ions with respect to the oxygen lattice as indicated also by 
Last. 
With these approximations the permittivity of the crystal is 
given by 
E (9) 
where E is the permittivity of free space, 3 a3 E ~ is the polariz-
o 0 
ability of the unit cell( 5) and a3 is the unit cell volume. At 
frequencies below the "soft" transverse optic mode ~ has three contri-
butions: A due to electron displacements, 
...,el 
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2 
f34 
q4 
-
C a3 3 € 4 
due to titanium displacements, and 
f31 
3 C a3 c: 1 0 
(10) 
0 
(ll) 
due to strontium displacements. c1 is the restoring force constant act-
ing on each Sr ion defined by c1 x1 = q1 Eloc' where q1 is the 
charge of the Sr ion, x1 is its displacement with respect to the 
oxygen lattice and E loc is the local electric field. is the re-
storing force constant acting on the Ti ion, and q4 is its charge . 
12 At frequencies between the "soft" mode and 16.4•10 Hz, (see Table 2), 
f3 = f3el + f34 and at optic frequencies f3 = f3el' as indicated in Fig.4. 
Applying Eq. (9) to the three frequency ranges we obtain f3el = 0 .592, 
0 * f34 = 0.195 and (31 = 0. 204 at 300 K . Since f34 """' (31 the two active 
optic modes give approximately the same contribution to the low fre-
quency permittivity of strontium titanate, i.e. if a static electric 
field is applied to the crystal, then x1q1 """ x 2q2 
The frequency of the long wavelength longitudinal mode 4, WL4, 
is given by 
= (12 ) 
* The near equivalence of (31 and f34 gives strength to the approximation that E10c is the same at all ion sites 
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and for mode 1 
(13 ) 
The reduced mass of the Sr ion oscillating against the rest of the 
lattice is µ1 = 45.8•m0 and that of the Ti ion oscillating aga inst 
the oxygen lattice is m 
0 
is the proton rest mass 
(seeTable 3 ). From Eqs. (12) and (13 ) and the values of wLl and 
in Table 2, we obtain c1 525 N/m and c4 = 820 N/m 
The theory can now be checked by calculating the charges of the 
Sr and Ti ions using Eqs. (10) and (ll). The results are q1 = 2 .56 
electronic charge s for the strontium ions and q4 = 3 .14e for the 
titanium ions, leaving -l.90e for the oxygen ions. Considering the 
approximations made in this analysis the calculated charges are in 
reasonable agreement with the expected ion charges in the strontium 
titanate crystal. If we attribute mode l of Table 2 to Ti motion and 
mode 4 to Sr motion (instead of vice-versa), we get 3 .56e for the 
strontium ions and 2 . 25efor the Ti ions, in disagreement with the 
expected charges of the ions. 
3 , Multi-Domain Strontium Titanate 
The curves of Fig. 1 correspond, within experimental error, to 
the equivalent circuit presented in Fig. 6. The equivalent circuits of 
three typical samples are summarized in Table 4. The low frequency per-
mittivity of strontium titanate calculated using the Lyddane-Sachs-Teller 
I 
--
·-
v 
L 
c, 
Fig. 6 Equivalent circuit of capacitors with multidomain strontium titanate 
dielectric below 65°K. 
C2 
I 
...... 
...... 
...... 
I 
Table 4 
Symbols 
Units 
[001] 
[011] 
[111] 
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Contact area A and wafer thickness t of typical multi-
domain samples oriented in the [001], [011] and [111] 
directions. The components c1 , c2 and L , and the 
quality factor Q of the equivalent circuit of each sample 
are specified at 4.2°K and a D.C. electric field of 10 V/cm 
A t cl c2 L Q 
2 
nnn nnn pF pF µH 
4 .28 .125 12.2 8010 1.87 ~OKR 
4 .28 .125 2080 6470 0.89 ~ 10 
4.28 .125 970 3730 0.663 ~ 4 
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relation, the measured optic phonon frequencies and the measured optical 
permittivity, is in quantitative agreement with the measurements on the 
single-domain crystals and on the multi-domain crystals below 3 •105 Hz, 
as shown in Section 2.2. The anomalous resonance indicated in Fig. 1 
cannot be attributed to a mechanical oscillation of the crystal as a 
whole since the resonant frequency is independent of the sample dimen-
sions. The anomalous resonance is not due to an optical phonon since 
the lowest optical phonon has a natural frequency (given by Eq. 8) of 
11 4 0 3 . 2•10 Hz at . 2 K. Since the anomalous resonance is related to the 
presence of domains, it is probably due either to domain boundary motion 
or to a mechanical oscillation with a frequency determined by the domain 
boundary spacing. If the resonance were due to domain boundary motion, 
motion of the domain boundaries would be expected below the resonance 
frequency and not above it. The permittivity of single domain and multi-
domain samples would therefore be equal above the resonant frequency, 
contrary to experiment. We have therefore assumed that the resonance is 
due to a mechanical oscillation with a frequency determined by the domain 
boundary spacing. 
l//spL2; where p 
The resonant frequency f is then of the order of 
is the density, L is the domain boundary spacing 
and s is the "effective" elastic compliance constant of the particular 
mode of oscillation. Using a typical domain boundary spacing of 10 µm 
(J,Z) and a resonant frequency of 2 MHz (see Fig. 1) we get 
l/s ~ 2•106 N/m2 at 4. 2°K, which is smaller than the elastic stiffness 
0 (11) 
constants c11, c12 or c44 (measured above 110 K ) by a factor of 
~ 105 . A cubic crystal subject to a tensile stress in the [001] direction 
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has a Young modulus and a 
Poisson ratio Notice that if c12, l/s = o, 
the lattice becomes unstable and the crystal is free to undergo the 
cubic to tetragonal transition. In this transition the volume of the 
unit cell is conserved to first order in the strain. Measurements 
indicate that c11 approaches c12 as the temperature approaches llo°K 
from above (ll). Since from llo°K to 4.2°K the crystal undergoes a 
second (and perhaps a third(Z)) phase transition, it is likely that the 
crystal lattice is marginally stable in this temperature range. The low 
value predicted for l/s at 4. 2°K is therefore possible. 
The lattice of a multidomain crystal is presented schematically 
in Fig. 7. Notice that in the cubic to tetragonal transition two 
adjacent domains must "rotate" with respect to each other by 2cx ::::::: (c-a)/c 
in order that the two domains coincide at the domain boundary. The 
anomalous resonance is attributed to the "soft" oscillation in which the 
c/a ratio, and therefore ex , vary with time. The kinetic energy per 
unit volume of such an oscillation is 
T 
' 
(14) 
where e is the elastic strain. This oscillation can couple to the 
electric field if the crystal is ferroelectric and/or piezoelectric. If 
the crystal were ferroelectric, the low frequency permittivity of multi-
domain crystals would be greater than that of single-domain crystals. 
This difference in permittivity is because the lattice in the multi-
domain crystal can "rotate" with respect to the electric field, whereas 
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it cannot in the single domain sample. Since the low frequency per-
mittivities are found to be equal, we conclude that the anomalous 
r e sonance is not due to ferroelectricity. In addition we have found no 
evidence that the crystal is ferroelectric. We therefore assume that 
the crystals are pie zoelectric. In schematic one-dimensional notation 
a piezoelectric crystal is described by the equations (5) 
P = Zd + Ex 
' 
e = Zs + Ed (15) 
where 
p polarization density, Cb/m2 
' 
z stress, N/m2 
' 
d piezoelectric strain constant, m/v 
' 
E macroscopic electric field, v/m 
x dielectric susceptibility, F/m 
e elastic strain, -
' 
s elastic compliance constant, m2/N 
Neglecting losses, the increment in kinetic energy per unit 
volume oT is equal to the work per unit volume done by the stress 
- Zo e This equality determines the differential equation 
2 L .. 1 
pl2e + se = # s (16) 
which has the solution (in the frequency domain) 
(17 ) 
The current density is g iven by 
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which (in the frequency domain) is 
d2 
J = j w E E - j w -E + 
s 
j 
2 L2 l-w p-s l 2 
where E = E + x is the permittivity of the single domain crystal. 
0 
(l8) 
(l9 ) 
Notice that Eq. l9 can be represented by the equivalent circuit of Fig . 6 . 
The apparent permittivity derived from (Eq .19) is plotted in Fig. 8. We 
should note that in a complete analysis the s and d in (Eq. 19) are 
actually functions of the tensor components 
sijkl2 and d. 'k re spec-l.J 
tively (l4 ) and that the in DOi~ and in d (see Fig. 8) are s s sp different in general. 
4 . Conclusions 
Dr. Richard Neville has measured(l) the permittivity of single 
crystal, single-domain and multidomain perovskite strontium titanate in 
the [OOl], [Oll] and [lll] directions as a function of temperature (from 
4. 2 to 300°K), electric field (from 0 to± 23000 v/cm) and frequency 
(from l KHz to 50 MHz). Strontium titanate crystals below ll0°K are 
normally multi-domained. We have shown however that single domain crystals 
can be formed by cooling the samples past the llO and 65°K phase transition 
4 temperatures with an applied electric field in excess of 2•l0 v/cm. The 
samples become single domained possibly because the tetragonal crystal is 
piez oel ectric. Other workers have formed singl e domain crystals by cool-
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Fig. 8 Apparent permittivity of single domain and multidomain strontium 
titanate as a function of angular frequency, derived from Eq. 19. 
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are seen to be consistent with the theory of the permittivity of ionic 
crystals. The two active optical modes give approximately equal con-
tributions to the low frequency permittivity of strontium titanate . It 
was seen that departures of the free energy from Fa:P2 indicate Ti ion 
motion. The restoring force that acts on a titanium ion begins to 
"harden" when this ion is displaced by approximately MKMMO~ from its 
equilibrium position. 
An anomalous resonance which multi-domain perovskite strontium 
titanate crystals exhibit below 65°K is described. The resonance is 
attributed to the presence of domains. The elastic stiffness constants 
ell and cl2 approach each other as the crystal is cooled to ll0°K. 
When ell = cl2 , the lattice becomes unstable and the cubic to tetragonal 
transition occurs. If ell~ cl2' the Young's modules in the [OOl] 
direction is small and little energy is required to change the c/a ratio 
of the unit cell (keeping the volume constant to first order in the 
strain). An oscillation in which the c/a ratio varies with time can 
account for the observed anomalous resonance if the crystal is piezo-
electric. The frequency of the resonance would be determined by the 
domain boundary spacing. Further experimental evidence is required to 
have a more reliable and detailed understanding of the anomalous phenom-
enon. 
6. 
7. 
8. 
9. 
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